洲江水学

本科实验报告

课程名称:		计算机逻辑设计基础	
姓	名:	王晓宇	
学	院:	竺可桢学院	
专	业:	计算机	
即	箱:	<u>1657946908@qq.com</u>	
QQ	号:	1657946908	
电	话:	19550222634	
指导教师:		洪奇军	
报告日期:		2023年11月16日	

浙江大学实验报告

课程名称:计算机逻辑设	计基础	实验类型:	综合	
实验项目名称:	锁存器与触	发器基本原理		
学生姓名:学号: _	32201043	364同组学生	生姓名:	
实验地点: <u>紫金港东四 509</u>	<u>) 室</u> 实验	注日期: <u>2023</u>	_年 <u>11</u> 月_	
一、操作方法与实验	步骤			
1. 实现基本 SR 锁存器,验	企证功能和	存在的时序的	可题	
▶新建工程 MyLATCHS				
New Project Wizard				×
Create New Project Specify project location and	type.			
- Enter a name locations and c	comment for the	project		

Create New Project
Specify project location and type.

Enter a name, locations, and comment for the project

Name: MyLATCHS
Location: /tmp/Logic/MyLATCHS
Working Directory: /tmp/Logic/MyLATCHS

Description:


Select the type of top-level source for the project

Top-level source type:


HDL

More Info


▶新建源文件 SR_LATCH. sch




▶用原理图方式设计




▶仿真



2. 实现门控 SR 锁存器,并验证功能和存在的时序问题 >新建源文件 CSR_LATCH. sch




▶用原理图方式设计,用 NAND2 实现



▶仿真 (包含空翻)


```
module CSR_LATCH_CSR_LATCH_sch_tb();
       // Inputs
            reg S;
            reg R;
            reg C;
10
11
12
       // Output
13
           wire Qbar;
14
15
       // Bidirs
16
17
       // Instantiate the UUT
18
19
           CSR_LATCH UUT (
20
21
                .R(R),
22
                .C(C).
                .0(0),
24
25
                .Qbar(Qbar)
       );
// Initialize Inputs
// ifdef auto_init
initial begin
S = 0;
R = 0;
C = 0;
26
27
28
29
30
31
32
                C=1;R=1;S=1;#50;
R=1;S=0;#50;
R=0;S=0;#50;
R=0;S=1;#50;
33
34
35
36
                R=0;S=0;#50;
C=0;R=1;S=1;#50;
37
38
                R=1;S=0;#50;
                R=0; S=0; #50;
39
                R=1;S=1;#50;
40
                R=0;S=1;#50;
                end
42
       //`endif
endmodule
```

▶生成自定义符号的 CSR_LATCH. sym




3. 实现 D 锁存器,并验证功能和存在的时序问题

▶新建源文件 D_LATCH. sch




▶用原理图方式设计,用 NAND2 实现



▶仿真 (包含空翻)


```
timescale ins / ips
4
    module D_LATCH_D_LATCH_sch_tb();
5
 6
7
    // Inputs
8
       reg C;
        reg D;
9
10
    // Output
11
        wire Q;
12
        wire Qbar;
13
14
    // Bidirs
15
16
    // Instantiate the UUT
17
        D_LATCH UUT (
18
19
           .C(C),
           .Q(Q),
20
           .Qbar(Qbar),
21
           .D(D)
22
23
        );
    // Initialize Inputs
24
        // ifdef auto_init
25
           initial begin
26
           D = 1; #20;
27
           D = 0; #20;
28
           D = 1; #20;
29
           D = 0; #20;
30
           D = 1; #20;
31
           D = 0; #20;
32
           D = 1; #20;
33
           D = 0; #20;
34
           D = 1; #20;
35
           D = 0; #20;
36
           end
37
38
           always begin
39
           C = 1; #100;
           C = 0; #100;
40
           end
41
42
        // endif
43 endmodule
```




可以看到: C=1 时, Q 随着 D 的变化而变化 (Q 为 1 则 D 为 1, 反之亦然, 此时不存在未定义的状态); C=0 时, Q 的值保持不变。因此仿真结果符合预期.

4. 实现 SR 主从触发器, 并验证功能和存在的时序问题

▶新建源文件 MS_FLIPFLOP. sch




用原理图方式设计,调用 CSR_LATCH 实现



▶仿真(包含一次性采样)


```
// Inputs
      reg R;
      reg C;
      reg S;
 // Output
      wire Q;
      wire Qn;
      wire Y;
 // Instantiate the UUT
      MS_FLIPFLOP UUT (
           .R(R),
            .C(C),
            .S(S),
            .Q(Q),
            .Qn(Qn),
            .Y(Y)
);
// Initialize Inputs
      // ifdef auto_init
             always begin
             C = 1;#50;
C = 0;#50;
             end
             initial begin
           S = 0;R = 0;#25; S = 1;R = 0;#25;
S = 0;R = 1;#100; S = 1;R = 0;#100;
S = 0;R = 0;#100; S = 0;R = 1;#100;
S = 1;R = 1;#100; S = 0;R = 0;#100;
           S = 1;R = 1;#100; S = 0;R = S = 1;R = 0;#10; S = 0;#5; R=1;#10; S = 0;R = 0;#25; R = 1;#5 R = 0;#5; S = 0;R = 0;#40; S = 1;#10; S = 0;#10; R = 1;#10; R = 0;#10;
            end
      // endif
endmodule
```




波形图在 20-60ns 电路就陷入了震荡状态

5. 实现 D 触发器, 并验证功能

▶新建源文件 D_FLIPFLOP. sch




▶用原理图方式设计,调用 NAND3 实现



▶仿真

```
// Initialize Inputs
   //`ifdef auto_init
       initial begin
      D = 0; #30;
      D = 1; #30;
      end
      always begin
      Cp = 1; #150;
      Cp = 0; #150;
      end
      always begin
      S = 1; R = 1; #50;
      S = 0; R = 0; #50;
      S = 1; R = 0; #50;
      S = 0; R = 0; #50;
      end
   // endif
endmodule
```



6. 顶层模块设计(包含引脚)

▶Top 模块设计

▶Ucf 引脚设计

```
*CIK, [1010] SW, BIR[310], [710] LED, LEGGIK, LEGGOUT, LEGGIFF
NET "ledcir" LOC = N26 | IOSTANDARD = LVCMOS33;
NET "ledcirn" LOC = N24 | IOSTANDARD = LVCMOS33;
NET "LEGEIT" LOC = M26 | IOSTANDARD = LVCMOS33;
NET "LEGEN" LOC = P18 | IOSTANDARD = LVCMOS33;
    NET "clk" LOC - AC18 | IOSTANDARD - LVCMOS18;

NET "clk" THM_NET - TM_CLK;

THMESPEC TS_CLK_100M - FERIOD "TM_CLK" 10ns HIGH 50%;

#NET "RSTN" LOC -Will | IOSTANDARD - LVCMOS18;
     NET "BTN[0]" LOC = V18 | IOSTANDARD = LVCMOS18;
    NET "BIN[0]" LOC - VI8 | IOSTANDARD - LVCMOS18;

NET "BIN[0]" CLOCK_DEDICATED_ROUTE - FALSE;

NET "BIN[1]" LOC - VI8 | IOSTANDARD - LVCMOS18;

NET "BIN[1]" CLOCK_DEDICATED_ROUTE - FALSE;

NET "BIN[2]" LOC - VI4 | IOSTANDARD - LVCMOS18;

NET "BIN[3]" CLOCK_DEDICATED_ROUTE - FALSE;

NET "BIN[3]" LOC - VI4 | IOSTANDARD - LVCMOS18;

NET "BIN[3]" CLOCK_DEDICATED_ROUTE - FALSE;
  NET "SW[0]"LOC - AA10 | IOSTANDARD - LVCMOS15;
NET "SW[1]"LOC - AB10 | IOSTANDARD - LVCMOS15;
NET "SW[1]"LOC - AB10 | IOSTANDARD - LVCMOS15;
NET "SW[2]"LOC - AA13 | IOSTANDARD - LVCMOS15;
NET "SW[3]"LOC - AA12 | IOSTANDARD - LVCMOS15;
NET "SW[4]"LOC - Y12 | IOSTANDARD - LVCMOS15;
NET "SW[6]"LOC - AB11 | IOSTANDARD - LVCMOS15;
NET "SW[6]"LOC - AB11 | IOSTANDARD - LVCMOS15;
NET "SW[6]"LOC - AB10 | IOSTANDARD - LVCMOS15;
NET "SW[9]"LOC - AE10 | IOSTANDARD - LVCMOS15;
NET "SW[10]"LOC - AE12 | IOSTANDARD - LVCMOS15;
NET "SW[10]"LOC - AE12 | IOSTANDARD - LVCMOS15;
NET "SW[10]"LOC - AE13 | IOSTANDARD - LVCMOS15;
NET "SW[12]"LOC - AE13 | IOSTANDARD - LVCMOS15;
NET "SW[13]"LOC - AE13 | IOSTANDARD - LVCMOS15;
    NET"LED[0]"LOC-W23 | IOSTANDARD-LVCMOS33;
NET"LED[1]"LOC-AB26 | IOSTANDARD-LVCMOS33;
NET"LED[2]"LOC-Y25 | IOSTANDARD-LVCMOS33;
NET"LED[3]"LOC-AA23 | IOSTANDARD-LVCMOS33;
     NET"LED[4]"LOC=Y23 | IOSTANDARD=LVCMOS33;
NET"LED[5]"LOC=Y22 | IOSTANDARD=LVCMOS33;
     MET"LED[3]"LOC-4Z2 | TOSTANDAND-LUCROS33;
NET"LED[3]"LOC-AF24 | TOSTANDAND-LUCROS33;
NET "BINX3" LOC - W15 | TOSTANDAND - LUCROS18;
```

二、实验结果与分析

下图是各个信号输出的位置说明






▶D 锁存器

Q/Qbar	实验图片
1/0	Description of the second of t
0/1	HO SYA RR88 PRO PRIC (PRI) DOI 1 DOI

▶SR 主从触发器



▶D 触发器

PD 融及裔 Q/Qbar	实验图片
1/0	BBBR/Q OBST/Q OBST/Q
0/1	BRRB OCC DOLL DOLL DOLL DOLL DOLL DOLL DOLL D

三、讨论、心得

这次的实验是研究锁存器和触发器的一次实验, SR 锁存器存在的 11 状态未定义可以通过 D 触发器解决, 但是触发器存在的空翻现象仍存在。而触发器便能很好地处理空翻现象, 由此改进出 SR 主从触发器、D 触发器, 不可避免地 SR 触发器存在一次性采样的问题, At the end:D 触发器很好的性能使得它成为电路设计很重要的一环。

最开始设计完各类锁存器和触发器之后,发现输出信号有 9 个,而面板上的灯数只有 8 个,而老师提供了 P2S 的解决思路,也就是开关上面的那一栏小灯,默认为不亮,数量达到了 16 个,这个可以作为之后信号输出的一个实用的思路。另外设计了按钮来控制触发信号的手动产生,但是在按钮面板的触发规则是要求 xy 双信号同时输入才会产生信号,像是两个信号形成一个向量来输出给 sword 实验板,所以在 k7. ucf 引脚和 top. v 顶层模块中映入BTNX3 变量来默认一排的 x 输出,所以在实际操作中只需要去敲击 y 轴上面的一个信号即可。