
## 处理器的大致实现

2019年4月13日 1:

一、CPU大致架构:

需要功能: 算数运算, 内存存取, 分支跳转


# View from 30,000 Feet





组合元件: ALU

时序元件: PC、MEMORY、REGISTER

### 二、元件:








#### 三、时钟设计

## **Clocking Methodology**


- · Defines when signals can be read and when they can be written
- Edge-triggered clocking: all state changes occur on a clock edge.
- Clock time > the time needed for signals to propagate from SE1 through combinatorial element to SE2



定义什么时候信号可被读写 所有变化发生在时钟沿 至少是最大的组合逻辑从一个稳定态到另一个稳定态的时间

需要时钟控制读写的单元: 时序单元 PC、memory、register

#### 四、最终实现



多了RegDst(Mux1 目的)、Branch(Mux2 PC-bne)、ALUSrc(MUX3 立即数操作,基线寻址)、MemtoTReg(Mux4) shiftleft2(beq)、ALUOP(ALU control)、sign extended

22