



# Master of Science in Informatics at Grenoble Master Informatique Specialization Parallel Computing and Distributed Systems

# Exploration by model-checking of timing anomaly cancellation in a processor

# **Andrei Ilin**

Defense Date, 2025

Research project performed at VERIMAG

Under the supervision of: Lionel Rieg

Florian Brandner

Mihail Asavoae

Defended before a jury composed of:

Head of the jury

Jury member 1

Jury member 2

June 2025

#### **Abstract**

Your abstract goes here...

#### Acknowledgement

#### Résumé

Your abstract in French goes here...

# **Contents**

Al	bstrac	et		i
A	cknov	vledgen	nent	i
Re	ésumé	Š		i
1	Intr	oductio		1
	1.1		Γ Analysis	1
	1.2	Timing	g Anomalies	1
2	Bac	kgroun	d	3
	2.1	Proces	ssor architecture	3
		2.1.1	Instruction Set architecture	3
		2.1.2	Processor Pipeline Stages	3
		2.1.3	Hazards	4
			Data Hazards	4
			Control Hazards	5
		2.1.4	Pipeline optimizations against data hazards	5
			Bypass network	5
			Multiscalar Execution	6
			Out-of-Order (OoO) Pipeline	6
		2.1.5	Branch Prediction	7
		2.1.6	Static Branch Predictors	7
		2.1.7	Dynamic Branch Predictors	8
			One-Bit Predictor	8
			Two-Bit Predictor	8
3	Stat	e-of-the	>-Art	11
	3.1		tion of TA-definitions	11
	J.1	3.1.1	Step Heights	11
		3.1.2	Step-functions Intersections	12
		3.1.3	Component Occupation	12
		3.1.4	Instruction Locality	12
		3.1.1	Progress-based definition	12

		3.1.6 Event Time Dependency Graph	12
	3.2	TA-classifications	15
4	Con	tribution	17
	4.1	Methodology	17
		4.1.1 Existing framework overview	17
		Exploration by model checking	17
			17
		4.1.2 Limitations	18
		4.1.3 Our Novel Framework	18
		Misprediction Region	19
		Framework implementation	20
	4.2		22
	4.3		22
	4.4		22
	4.5	New Causality Definition	22
	4.6		22
	4.7		22
5	Con	clusion	23
Bi	bliog	raphy	25
Aı	opend	lix	27

# Introduction

This chapter is not finished yet

## 1.1 WCET Analysis


In critical systems such as planes and cars it is important that the tasks executed on the hardware meet their deadlines. This is ensured by worst execution time (WCET) analysis. It takes the pair of the program and the dedicated hardware and aims at giving an upper-bound on execution time.

## 1.2 Timing Anomalies

Phase ordering is a major chellange in WCET-analysis. Most of analysis steps require information from each other (), so it is not always possible to order them.

Nevertheless, most architectures are not composable and contain so-called timing anomalies (TA). Intuitively, TA happens when local worst cases do not constitute a global worst case. TA is observed on the pair of execution traces where the initial hardware state differs, and the instruction sequences are identical. Different cache states can be the source of variation in timing behavior due to miss in one trace and hit in another one.

**Example 1** Figure 1.1 shows the example of such an anomaly. Here, the assembly sequence consists of 4 instructions (A, B, C, D) with data dependencies  $A \to B$  and  $C \to D$ . Figure 1.1b represents the pair of traces  $(\alpha, \beta)$  derived from execution of the given program. There is a variation in latency of instruction A (1 in  $\alpha$  and 2 in  $\beta$ ). In trace  $\alpha$  the variation is favorable, but the total execution time is also higher in this trace which signals an anomaly.



(a) Inpus assembly sequence

(b) Scheduling on functional units comparison

Figure 1.1: TA caused by variation in latency of instruction A (from [1])

# **Background**

#### 2.1 Processor architecture

#### 2.1.1 Instruction Set architecture

Instruction Set Architecture (ISA) defines the set of instructions and the registers on which they operate. From ISA-perspective all instructions are executed atomically, and their result is visible only after am execution is complete. ISA serves as an interface between software and actual hardware microarchitecture which implements the ISA. This abstraction allows software to reason about program behavior independently of the underlying microarchitectural implementation, which may use additional internal registers or buffers and update state at finer (cycle-level) granularity.

ISA defines binary format of instructions which are stored in memory and accessed by the processor through cache mechanisms, usually, fixed length instructions are used, while variable-length also exist. Processor is a cycled device that performs fetching instructions from memory and their subsequent execution, we call the microarchitectural state the state of all hardware registers of the processor. Unlike in ISA, states are defined at clock-cycle granularity, so an instruction takes several clock-cycles to finish. Different optimizations, such as pipelining, multiscalar execution, out-of-order execution and branch predictors (speculative execution).

#### 2.1.2 Processor Pipeline Stages

Early processors executed instructions sequentially, completing one instruction before starting the next. This approach, known as non-pipelined or single-cycle execution, resulted in lower throughput because each instruction had to wait for the previous one to finish all processing steps. Modern processors, in contrast, employ pipelining, which overlaps the execution of multiple instructions by dividing the process into discrete stages. This significantly improves instruction throughput and overall performance by utilizing hardware resources more efficiently.

Although the exact decomposition into stages may vary across architectures, a typical processor pipeline consists of five fundamental stages. More advanced processors may further subdivide these stages to enhance performance.

We start by describing the fundamental pipeline stages and then introduce some optimizations such as multiscalar pipelines, out-of-order execution and branch prediction.

- 1. **Instruction Fetch (IF)**: The processor retrieves the next instruction from memory using the program counter (PC). This access typically leverages the instruction cache to reduce latency. The IF stage is also responsible for updating the PC to point to the subsequent instruction.
- 2. **Instruction Decode (ID)**: The fetched instruction, represented in binary format, is decoded to determine its type and the registers it operates on. During this stage, the required operands are read from the register file, and control signals are generated for subsequent pipeline stages. In some cases, operand values may be obtained via bypassing mechanisms before being written back to the register file.
- 3. **Execute** (**EX**): The instruction is executed in this stage. Arithmetic and logic operations are performed by dedicated *functional units* (FUs), which are selected based on the decoded instruction type. For memory access or control flow instructions, the effective address or branch target is computed during this stage.
- 4. **Memory Access (MEM)**: If the instruction involves a memory operation (load or store), this stage accesses the memory hierarchy to read or write data. Non-memory instructions bypass this stage.
- 5. Writeback (WB) or Commit (COM): The final stage writes the result of the instruction back to the register file, making it visible at the architectural (ISA) level. Only after this stage does the instruction's result become accessible to subsequent instructions.

#### 2.1.3 Hazards

Although pipelining significantly improves throughput, it is still susceptible to stalls – situations where instruction progress is temporarily halted for one or more clock cycles. These stalls often result from dependencies and interactions among instructions within the program.

In this section, we provide an overview of these hazards and in later we discuss hardware mechanisms designed to mitigate their impact.

#### **Data Hazards**

Pipeline stalls can arise due to dependencies between instructions that access the same registers. There are three primary types of register dependencies:

**Read-After-Write (RAW)** dependencies, also known as true data dependencies, occur when an instruction requires a value that is produced by a preceding instruction. For example, in the expression (1+2\*3), the addition depends on the result of the multiplication, creating a RAW dependency between the two operations.

Write-After-Write (WAW) dependencies occur when two instructions write to the same register. To preserve program correctness, the writes must occur in program order, ensuring that the final value in the register corresponds to the last write.

Write-After-Read (WAR) dependencies arise when a younger instruction writes to a register that a previous instruction still needs to read. If the write occurs before the read, the earlier instruction may read an incorrect value.

RAW hazards are inherent to all architectures and must be handled to ensure correct execution. WAW and WAR hazards do not occur in simple in-order pipelines but must be addressed

in more complex architectures such as out-of-order model, which will will be discussed in more details in the subsequent sections.

#### **Control Hazards**

Control hazards, also known as branch hazards, occur when the pipeline cannot determine the address of the next instruction to fetch due to the presence of a branch instruction. The outcome of the branch is typically resolved in the execute stage, leaving the pipeline uncertain about which instruction to fetch next.

To address this uncertainty, the pipeline introduces bubbles – cycles in which no useful work is performed – until the branch outcome is known. Figure 2.1 illustrates a pipeline stall caused by a control hazard following a branch instruction.




Figure 2.1: Example of control hazard: the pipeline is stalled until branch finished the execution (from [9])

#### 2.1.4 Pipeline optimizations against data hazards

#### Bypass network

In a conventional pipeline, operands for an instruction are read from the register file during the ID stage. Consequently, if instruction *B* depends on the result of instruction *A*, *B* must wait until *A* completes its WB stage before it can proceed, introducing pipeline stalls. A bypass (or forwarding) network mitigates this delay by routing the result directly from the output of the EX or MEM stage to the input of the dependent instruction in the ID or EX stage, thereby reducing or eliminating the stall cycles caused by RAW dependencies. Figure 2.2 illustrates the effect of a bypass network on pipeline execution by comparing the 2 executions: without and with bypass network. As it can be observed, waiting for WB causes IF and ID stages to stall (noted with as *if* and *id* in lowercase).




Figure 2.2: Execution of the same 3 instructions with RAW dependencies (noted with arrow). Comparison of pipeline without and with bypass network.

#### **Multiscalar Execution**

Instead of fetching instructions one by one, it is possible to fetch several ones in the same time. This also means that other stages are also multiplied to accommodate all fetched instructions. Since neighbor instructions may be independent this can significantly increase the performance. However, duplicating each stage is costly, while it is relatively easy for IF, ID and COM, execution and accessing memory is much harder to duplicate.

#### Out-of-Order (OoO) Pipeline

Out-of-Order (OoO) execution enables instructions to be processed based on data dependencies rather than strictly adhering to program order. While the architectural state (as defined by the ISA) must be updated in program order to preserve correctness, many instructions are independent and can be executed as soon as their operands are available. This parallelism improves resource utilization and overall throughput.

To support OoO execution while maintaining a consistent ISA-visible state, the processor pipeline is logically divided into in-order and out-of-order regions. The in-order region typically includes the instruction fetch (IF), decode (ID), and commit (COM) stages, while the out-of-order region encompasses execution and memory access stages. Instructions are fetched and decoded in program order, but may be executed and completed out of order, provided their dependencies are satisfied. Final commitment to the architectural state occurs in order, ensuring correctness.

Key hardware structures enable OoO execution:

**Reservation Stations (RS):** Each functional unit (FU) is associated with a reservation station, which buffers instructions waiting for execution. Once an instruction is decoded, it is dispatched to the appropriate RS based on its type. If the FU is busy or operands are not yet available, the instruction waits in the RS. The FU selects ready instructions from its RS for execution according to a scheduling policy.

**Reorder Buffer (ROB):** The ROB is a FIFO structure that tracks all instructions in flight between decode and commit. When an instruction enters the out-of-order region, it is allocated

an entry in the ROB. Upon completion of execution, the instruction is marked as complete in the ROB. The commit stage retires instructions from the ROB in program order, updating the architectural state only when instructions at the head of the ROB have finished execution. This mechanism ensures that the ISA state is updated in the correct order, even though execution may have occurred out of order.

Figure 2.3 shows the diagram of stage interconnections in processor. It represents the two optimizations discussed: multiscalar and OoO execution.




Figure 2.3: Out-of-Order multiscalar pipeline diagram

#### 2.1.5 Branch Prediction

Thus far, we have discussed optimizations that address issues arising from data dependencies. Another critical aspect is the control flow of the program. When encountering a control divergence, such as a conditional branch, the processor cannot determine which instruction to fetch next until the branch condition is resolved.

In the processor pipeline, the Instruction Fetch (IF) stage is responsible for retrieving the next instruction. However, when a conditional jump instruction is encountered, the address of the subsequent instruction remains undefined until the branch outcome is computed. As a result, the pipeline must stall until the branch instruction completes execution.

To improve efficiency, modern processors employ branch prediction mechanisms to guess the likely outcome of a branch and speculatively fetch the corresponding instruction. These speculatively executed instructions are not committed to the architectural state until the branch decision is confirmed. If the prediction is incorrect, the speculative instructions are flushed from the pipeline (this is also called squashing), and execution resumes from the correct path.

#### 2.1.6 Static Branch Predictors

Static branch prediction utilizes information available at compile time to determine the likely outcome of each branch. Several strategies are commonly employed:

**Always Not Taken:** This strategy assumes that branches are never taken, and the processor continues fetching instructions sequentially. It generally yields lower prediction accuracy, particularly in programs with frequent branching.

**Always Taken:** Here, the predictor assumes that every branch will be taken. This approach often achieves higher accuracy than the "always not taken" strategy, especially in code with loops, where branches are typically taken except at loop exit.

**Backward Taken, Forward Not Taken (BTFNT):** This method predicts that backward branches (those targeting a lower address) are taken, while forward branches are not taken. BTFNT is particularly effective for loop constructs, as loop-closing branches are usually backward and taken, whereas forward branches often correspond to loop exits or conditional statements.

#### 2.1.7 Dynamic Branch Predictors

Dynamic Branch Predictors rely on information retrieved from execution and are usually based on previous branch outcomes. The usage of dynamic branch predictors requires additional hardware components which are discussed below.

**Pattern History Table (PHT)** is used to store information about each branch. It can be a bit denoting whether the branch was taken last time, or a more complex data. PHT is usually indexed by the lower bits of branch instruction address.

**Branch Target Buffer (BTB)** stores the destinations of previously computed branch. When starting speculative execution, values from BTB are used.

**Return Stack Buffer (RSB)** is used to predict the outcome of *ret* instructions.

#### **One-Bit Predictor**

The one-bit predictor is the simplest type of dynamic branch predictor. It uses PHT indexed by lower bits of address where one-bit value encodes the last branch outcome. Such a simple predictor is efficient when branch decision is not often changed throughout execution. For example, loop conditions are mispredicted only twice by this type of predictor: on the first and the last iterations of the loop.

However, more complex patterns diminish the efficiency of one-bit predictor. For instance, if branch outcome changes each time, the predictor accuracy is zero.

#### **Two-Bit Predictor**

The two-bit predictor uses the same idea of PHT-indexing, but instead of storing just the outcome of previous branch, it has 4-state automaton encoded by 2 bits. The states are STRONG-TAKEN, WEAK-TAKEN, WEAK-NTAKEN and STRONG-NTAKEN. Figure 2.4 shows the transitions between the states.




Figure 2.4: Two-bit predictor state machine (from [8])

The two-bit predictor outperforms the one-bit predictor because it requires two consecutive mispredictions before changing its prediction direction. This makes it more resilient to occasional anomalies, where a one-bit predictor would immediately flip its prediction after a single misprediction. As a result, the two-bit predictor achieves higher accuracy, especially in scenarios with repetitive branch behavior.

# State-of-the-Art


# 3.1 Evolution of TA-definitions

Several attempts were made to formally define the timing anomaly. Here we give a review of some definitions which can be applied to our architecture model.

#### 3.1.1 Step Heights

Gebhard [3] gives a timing-anomaly definition based on local execution time of instruction in comparison to global execution time defined as sum of local ones. TA exists when local execution time of earlier instruction is lower and the global execution time of some later instruction is higher (compared to other trace).

Figure 3.1a shows this definition applied to example 1. Orange arrow illustrates the local execution time of instruction A. The global time for instruction D is different between traces  $\alpha$  and  $\beta$  (13 and 11 respectively).



- (a) Interpretation of example 1 using Gebhard's definition
- - (b) Counterexample to the definition

Figure 3.1: Gebhard's definition applied to execution traces (from [1])

In his thesis [1], Binder provides a counterexample (figure 3.1b), where it is clear that there is no TA (trace  $\beta$  has both unfavorable variation and longer execution time). However, the Gebhard's definition signals an anomaly because of shorter local execution time of instruction C in trace  $\beta$ .

This poses a question whether it is reasonable to capture a local execution time as difference between instruction completion times.

#### 3.1.2 Step-functions Intersections

Similar definition is proposed by Cassez et al. [2]. The difference is that only global execution time is taken into account. Thus, TA arises when step-functions (that map instructions to their absolute completion time) of two traces intersect.




Figure 3.2: Contradicting result of Cassez's definition (from [1])

This definition also leads to misleading effect with scenario found by Binder [1]. Figure 3.2 illustrates this by comparing two traces. Step-functions of traces  $\alpha$  and  $\beta$  intersect, however there is no counter-intuitive TA happening as  $\alpha$  is both longer and has alonger latency for IF stage of instructions C and D.

#### 3.1.3 Component Occupation

An alternative approach is proposed by Kirner et al. [6]. In their work the idea is to partition hardware into components and for each define the occupation by instruction (for how many cycles it processes the instruction). TA arises when a shorter component occupation coincides with a longer execution time in a chosen trace. However, as is shown is [1] the results depend on how we define component partition which imposes the major concern against using this definition.

#### 3.1.4 Instruction Locality

#### 3.1.5 Progress-based definition

Hahn and Reineke [5] intorduce the notion of progress, ... [4]

#### 3.1.6 Event Time Dependency Graph

Binder et al. [1] define TAs using the notion of causality between events in execution trace. In this work, multiscalar OoO pipeline is considered. The processor state is described as a composition of states of each of the resource: *IF, ID, set of RS, set of FU, ROB, COM*. Each component holds the information about instruction it is currently processing, including required registers and remaining clock cycles.

Notion of event is introduced based on qualitative changes in the pipeline associated to instruction progressing through stages. Event from execution trace (denoted as  $e \in Events(\alpha)$ ) is a triple (i, r, t), where i is the instruction to which event is related, r is the associated resource and the action (acquisition or release) and t is a timestamp corresponding to the clock cycle when event occurs.

In the proposed framework events are related to *IF*, *ID*, *FU* and *COM* stages. For each instruction there are 7 types of events: IF  $\uparrow$ , IF  $\downarrow$ , ID  $\uparrow$ , ID  $\downarrow$ , FU  $\uparrow$ , FU  $\downarrow$  and *COM*.  $\uparrow$  signs the acquisition of a resource and  $\downarrow$  its release. *COM* denotes the acquisition of the commit stage, its release is not captured by the framework.

**Latency** is defined as a time difference between an acquisition of some resource and a release of it. For each pair of traces corresponding to the same program the sets of events are only different by the timestamps. Thus, for each event in one trace there is a corresponding event in the other one. Formally, it is a function  $CospEvent : Events(\alpha) \rightarrow Events(\beta)$ .

A **variation** signs that the latency in one trace differs from latency of corresponding events in the other trace. On the pair of traces  $\alpha$  and  $\beta$ . The variation is considered favorable for  $\alpha$  if the latency in  $\alpha$  is smaller than in  $\beta$ .

Variations are chosen as a source of timing anomalies. They may represent different memory behavior (cache hit or miss) for fetch and memory accesss in FU. Other sources of TA such as memory bus contention or branching are not considered by the framework.

**Event Time Dependency Graph (ETDG)** of trace  $\tau$  denoted as  $G(\tau) = (\mathcal{N}, \mathcal{A})$  is composed of a set of nodes  $\mathcal{N} = Events(\tau)$  and a set of arcs  $\mathcal{A} \subseteq \mathcal{N} \times \mathcal{N} \times \mathbb{N}$ .

Arc is a triple  $(e_1, e_2, w)$  written as  $e_1 \xrightarrow{w} e_2$  where  $e_1$  is the source event node,  $e_2$  – destination node and w is a lower bound of the delay between the two events. The arc means that at least w clock cycles must pass between  $e_1$  and  $e_2$ .

Arcs are derived from a set of rules:

#### 1. Order of pipeline stages

$$(I, \text{IF} \uparrow, t_0) \xrightarrow{lat_{IF}} (I, \text{IF} \downarrow, t_1) \xrightarrow{0} (I, \text{ID} \uparrow, t_2) \xrightarrow{1} (I, \text{ID} \downarrow, t_3) \xrightarrow{0} (I, \text{FU} \uparrow, t_4) \xrightarrow{lat_{FU}} (I, \text{FU} \downarrow, t_5) \xrightarrow{0} (I, COM, t_6)$$

 $lat_{IF}$  and  $lat_{FU}$  are the latencies of IF and FU stages respectively.

#### 2. Resource use

$$lat_{IF} = t_1 - t_0$$
,  $lat_{FU} = t_5 - t_4$ 

#### 3. Instruction order

In-order part of the pipeline is constrained by instruction order. Thus, for successive instructions  $I_1$  and  $I_2$ :

$$(I_1, RES \uparrow, t) \xrightarrow{0} (I_2, RES \uparrow, t'), RES \in \{IF, ID, COM\}$$

#### 4. Data dependencies

RAW dependency between  $I_1$  and  $I_2$  () restricts the execution order of the instructions:  $(I_1, \mathrm{FU} \downarrow, t) \xrightarrow{0} (I_2, \mathrm{FU} \uparrow, t')$ .

#### 5. Resource contention

Also some instruction can be delayed because of limited resources. For instance, FU contention happens when  $I_1$  and  $I_2$  use the same FU, and it is busy by  $I_1$  at the moment when  $I_2$  is ready. This creates  $(I_1, FUr, t) \xrightarrow{0} (I_2, FUa, t')$ .

Resource contention can also be caused by reaching the capacity limit of ROB or RS.

**Causality graph** is achieved from ETDG by removing unnecessary edges. For each event we keep only the most relevant constraint. Only arcs of the form  $e_1 \xrightarrow{e_2.time-e_1.time} e_2$  are left. Also arcs related to variations are excluded.

**Timing anomaly** is observed on pair of traces  $\alpha$  and  $\beta$  if there exists a favorable variation in  $\alpha$  relative to  $\beta$ . Let  $e_{\alpha} \downarrow$  and  $e_{\beta} \downarrow$  be the events corresponding to the end of the variation in both traces. If there exist events  $e_{\alpha}$  and  $e_{\beta}$ , where  $e_{\beta} = CospEvent(e_{\alpha})$  and there is a path in causality graph of  $\alpha$  between  $e_{\alpha} \downarrow$  and  $e_{\alpha}$ , s.t.  $\Delta(e_{\beta} \downarrow, e_{\beta}) < \Delta(e_{\alpha} \downarrow, e_{\alpha})$ .




Figure 3.3: Causality-based TA detection applied for example 1.  $e_{\alpha} \downarrow = (A, \text{FU} \downarrow, 4), e_{\beta} \downarrow = (A, \text{FU} \downarrow, 6), e_{\alpha} = (A, COM, 13), e_{\beta} = (A, COM, 11)$ . Purple arrow denotes latency which has a variation between two traces. Gray arrow shows delay between events which is greater in favorable trace. Causality in path  $\alpha$  is marked by red arrows.




Figure 3.4: Complete ETDG for trace  $\alpha$  from figure ??.

Figure 3.3 shows how the framework captures TA for example 1. Figure 3.4 presents the complete ETDG for trace  $\alpha$  with different dependency rules highlighted with different colors. The arcs reflecting causality are depicted in solid lines.

In contrast to other definition, this one measures relative time from the acquisition of the resource instead of global time. This approach allows the separation of different variations and isolates the part of the trace that experiences TA-effect.

#### 3.2 TA-classifications

#### **— 4** —

# Contribution

Definition of Binder et al. [1] is promising, however the branch prediction and the related issues are not taken in account by the framework. Thus we aim to extend the use case of proposed definition.

In our work we try to adjust Binder's definition to the setting of pipeline with branch predictor. We introduce an input format capable of expressing speculative execution.

#### 4.1 Methodology

To investigate timing anomalies (TAs) arising from branch prediction, it is essential to construct representative examples that capture such behaviors. While the framework proposed by Binder et al. is capable of generating examples within their definition, it does not account for branching or speculative execution. Additionally, the original framework suffers from limitations such as an inconvenient input format and suboptimal performance. To address these shortcomings, we have developed a new framework that adapts and extends the concepts of the existing approach, with explicit support for branch prediction and improved usability and efficiency.

#### 4.1.1 Existing framework overview

#### Exploration by model checking

The implementation provided by Binder is written in TLA<sup>+</sup> [7]. The pipeline state is specified in set-theory notation. The model checker step corresponds to a one clock cycle and derives a new HW state from the previous one. This allows to simulate the non-deterministic timing behavior: each time when a variation can happen, multiple next state are generated. TLA<sup>+</sup> covers all reachable states ensuring that all possible behaviors are covered.

The pair of trace constitutes a whole model state. TA is expressed as an invariant for the pair of traces, so its is verified in each model checking step.

As well as a construction of traces, the framework provides visualization methods for the traces and ETDG.

#### Input trace format

The input of the framework is a pair of:

- 1. Pipeline parameters: superscalar degree, FU latencies and memory access latencies depending on the cache events (hit or miss). sequence of instructions;
- 2. Instruction sequence: for each instruction its type and registers are specified as well as set of cache behaviors to be explored by the model checker. The type is used to know which FU will be used by the instruction and based on registers data dependencies are retrieved.

We can simplify this view by directly expressing the resource, dependencies and possible latencies of instruction. Figure 4.1 shows the input for instruction trace from example 1. First column is instruction label, second is the resource used, thirds is the set of data dependencies and the last one captures possible execution latencies. In the same fashion we could specify variations of latencies for *IF* stage, but we skip them for simplicity. This format is sufficient to express a pair of execution traces derived from instruction trace.

n.	res.	dep.	lat.
I1:	FU1		[3 1]
I2:	FU2	{I1}	[3]
<pre>13:</pre>	FU2		[3]
<b>I4:</b>	FU1	{I3}	[3]

Figure 4.1: Simplified input format of example from figure 1.1a

#### 4.1.2 Limitations

Despite using a model checker, the existing framework is capable to explore only the traces that fit the instruction template. This limits the explored space to what is manually defined by the user. Considering that branches are to be added, this limitation is becoming even more restricting.

Nevertheless, the framework may be used to manually specify the instruction trace using a template and generate a resulting pair execution traces. This allows to quickly sketch the examples and analyze them. Unfortunately this feature comes up with some issues.

The significant flaw we noticed was the performance. Firstly, the TLA<sup>+</sup> itself takes a few seconds to generate initial states of the model. Secondly, the graph is analyzed using java embedding which calls a script in python which in its turn describilizes a graph from text output of the model checker tool.

Moreover, the input is specified in lengthy TLA+ notation, which prevents fast sketching the examples. Thus it was decided not to write an extension of the existing framework, but to design a new one from scratch.

#### 4.1.3 Our Novel Framework

We introduce a novel framework inspired by Binder et al., designed to address the limitations of the original implementation. Our framework features a lightweight input format that natively supports branch behavior and speculative execution, enabling concise and intuitive specification of instruction traces. To overcome the performance bottlenecks of TLA<sup>+</sup>, we implement our solution in C++, providing significant speedup and enabling real-time feedback for rapid

prototyping. Also, the performance enhancement allows to explore the larger state spaces effectively. Our framework facilitates efficient analysis of timing anomalies and supports both manual and automated exploration modes.

#### **Misprediction Region**

The format of the input traces was adapted to handle speculative execution. We decided to use a simplified format as in figure as a baseline. In Binder's framework instruction trace format is straightforward: it specifies all instructions that are fetched, executed and finally committed. In case of speculative execution, some instructions enter the pipeline, but are never committed, being squashed by the resolution of the branch. To tackle this problem we introduce the notion of *misprediction region of branch instruction*.

As an input trace we specify all instructions that can enter the processor pipeline. As we focus only on timing behavior of the program, abstracting from memory and registers state, we also assume that the control flow is known for a given instruction trace. Thus for each branch we may specify the instructions in only one branch in case of correct prediction. However, in case of misprediction, the instructions from the incorrect branch are fetched until the branch is resolved. We call such instructions *mispredicted* and the set of such instructions after the branch a *misprediction region*.

In our format we note the mispredicted regions using indentation in a fashion similar to python syntax (). If line is prefixed with whitespace characters, the corresponding instruction is in a mispredicted region of the last instruction with smaller indentation. To highlight variation in branch behavior we put \* next to the branch instruction to highlight the correct prediction in one trace and misprediction in another.

Following is the example of our input format. Here, instructions C and D are in mispredicted region of instruction B. Figure 4.2 shows the two execution traces we can derive from this instruction trace. Trace  $\alpha$  shows an execution with correct prediction (C and D are skipped and do not enter the pipeline) while trace  $\beta$  illustrates misprediction behavior: instructions C and D are both fetched, bus squashed from the pipeline at clock cycle 5.

```
1 A: FU1 [4]
2 B: FU2 [1] *
3 C: FU2 [4]
4 D: FU2 [4]
5 E: FU2 [4]
```




Figure 4.2: Pair of traces with correct and incorrect predictions. The squashing event is denoted with a red cross.

#### Framework implementation

We decided to take C++ () as an implementation language as it is fast and includes a number of useful data structures in a standard library.

We define a single instruction as follows. It consists of type of FU to be scheduled at (we do not consider resource switch), latency in this FU, set of RAW dependencies. If instruction is a branch,  $mispred_region$  is set to a positive value n denoting the next n instructions are in misprediction region of current instruction. If we want to model only the correct prediction, than  $mispred_region$  is set to 0; this way branch behaves as an ordinary instruction.  $br_pred$  flag specifies if the prediction is correct, which is needed when generating a pair of traces with variation in branch behavior.

```
struct Instr {
      int
                        fu_type = 0;
2
3
      int
                        lat_fu = 1;
4
      std::set<int>
                        data_deps;
5
                        mispred_region = 0;
      int
      bool
                        br_pred = false;
6
7 };
```

At the core of our framework is the PipelineState structure, which models the state of all pipeline stages. The executed set tracks instructions that have completed execution in the functional units, enabling dependency resolution. The branch\_stack maintains the context for misprediction regions: each time a branch is fetched, it is pushed onto the stack and remains there until resolved. Together with the squashed set, this mechanism ensures correct handling of mispredicted regions. For simplicity, we do not impose capacity limits on the reservation stations (RS) or reorder buffer (ROB). The next() function advances the pipeline state by one clock cycle and returns whether execution has completed. It operates on the instruction sequence, which is accessed via the program counter (pc).

To obtain an execution trace from a given instruction sequence, we initialize an empty pipeline state (with no instructions present) and repeatedly call next() until the final state is reached. This process yields a sequence of pipeline states, which together form an execution trace.

```
1 struct StageEntry {
   int idx = -1;
    int cycles_left = 0;
3
4 };
6 struct PipelineState {
7
   int clock_cycle = 0;
8
    int pc = 0;
    vector < StageEntry > stage_IF = vector < StageEntry > (SUPERSCALAR);
0
                  stage_ID = vector<int>(SUPERSCALAR);
10
    vector<int>
    11
    12
    13
14
    deque < int >
    set < int > executed;
set < int > squashed;
15
16
17
    vector < int > branch_stack;
18
    bool next(const vector<Instr>& prog);
19
20 };
```

To enable efficient exploration of trace pairs that demonstrate timing anomalies (TA) and to support analysis over larger state spaces, not limited to a fixed instruction trace template, the framework provides three operating modes:

- 1. **Manual mode**: The user provides an instruction trace in the format given above. The framework then generates the corresponding pair of execution traces. This mode enables rapid construction and analysis of custom scenarios.
- 2. **Random search**: The framework generates random instruction traces within user-defined constraints and checks the resulting execution traces against a specified property. For example, it can explore all traces of length 5 containing one branch instruction and at most two RAW dependencies. While this method cannot guarantee exhaustive coverage of the state space, it is effective for quickly finding counterexamples in large spaces.
- 3. **State exploration**: The trace template is specified as a generator function, similar to random search mode. The framework then exhaustively verifies the property on every possible input, ensuring complete state space coverage. This mode is useful for proving properties about the model, but may be inefficient for finding counterexamples in large spaces due to the potential for excessive exploration of uninteresting subspaces.

In summary, our time-efficient implementation enables exploration of significantly larger state spaces that are infeasible to analyze using Binder's original framework. While TLA<sup>+</sup> offers greater expressive power for formalizing properties such as leveraging temporal logic, in the context of Binder et al., the verified property was ultimately specified as a state predicate embedded in Python code. Therefore, we believe that our choice of implementation does not result in a substantial loss of expressiveness or rigor for the intended analyses.

- 4.2 Adapting definition of Binder et al.
- 4.3 Gap problem
- 4.4 Formal Requirements for Causality Graph
- 4.5 New Causality Definition
- 4.6 Taking BP state into account

Put to conclusion?

#### 4.7 Results

put examples of different TA here

# - 5 - Conclusion

# **Bibliography**

- [1] Benjamin Binder. Definitions and detection procedures of timing anomalies for the formal verification of predictability in real-time systems.
- [2] Franck Cassez, René Rydhof Hansen, and Mads Chr. Olesen. What is a timing anomaly? 23:1–12. Artwork Size: 12 pages, 506419 bytes ISBN: 9783939897415 Medium: application/pdf Publisher: Schloss Dagstuhl Leibniz-Zentrum für Informatik.
- [3] Gernot Gebhard. Timing anomalies reloaded. 15:1–10. Artwork Size: 10 pages, 305021 bytes ISBN: 9783939897217 Medium: application/pdf Publisher: Schloss Dagstuhl Leibniz-Zentrum für Informatik.
- [4] Alban Gruin, Thomas Carle, Christine Rochange, Hugues Casse, and Pascal Sainrat. MINOTAuR: A timing predictable RISC-v core featuring speculative execution. 72(1):183–195.
- [5] Sebastian Hahn and Jan Reineke. Design and analysis of SIC: A provably timing-predictable pipelined processor core.
- [6] Raimund Kirner, Albrecht Kadlec, and Peter Puschner. Precise worst-case execution time analysis for processors with timing anomalies. In 2009 21st Euromicro Conference on Real-Time Systems, pages 119–128. IEEE.
- [7] Leslie Lamport. Specifying systems: the TLA+ language and tools for hardware and software engineers. Addison-Wesley.
- [8] Nick Mahling. Reverse engineering of intel's branch prediction.
- [9] Arthur Perais. Increasing the performance of superscalar processors through value prediction.

# **Appendix**

Appendix goes here...