# MSRA SH Triton Study Group 1. Naive CUDA Softmax Kernel

2025/07/04

### Problem Definition

• Shape: batch size  $M \ge 4096$ , hidden dim N = 4096

Mathemetical

$$X \in \mathbb{R}^{M \times N}$$

$$Y_{ij} = \operatorname{softmax}(X_i)_j$$

$$= \frac{\exp(X_{ij})}{\sum_{j=1}^{N} \exp(X_{ij})}$$

## Standard Softmax Operation

- Input is a 32-bit float tensor
- Find maximum value for each row
- Overflow-free exponential calculation
- Sum of exponentials for each row
- Output

$$X \in \mathbb{R}^{M \times N}_{\text{float32}}$$

$$M_i \leftarrow \max_{j=1}^{N} X_{ij}$$

$$Z_{ij} \leftarrow \exp(X_{ij} - M_i)$$

$$S_i \leftarrow \sum_{j=1}^{N} Z_{ij}$$

$$Y_{ij} \leftarrow \frac{Z_{ij}}{S_i}$$

Row-wise data dependency

### Naïve Softmax Kernel

• 1 thread per row

- For each row i:
  - Loop to find  $M_i$
  - Loop to calc  $S_i$
  - Loop to calc & store  $Y_{ij}$

#### N

Threadblock #0, Thread #0 Threadblock #0, Thread #1 Threadblock #0, Thread #127 Threadblock #1, Thread #0 Threadblock #1, Thread #1 Threadblock #1, Thread #127 Threadblock #2, Thread #0

```
// CUDA kernel for naive softmax implementation
      __global__ void naive_softmax_kernel(float* x, float* y, int batch_size, int hidden_dim) {
10
11
         // Each thread processes one row of the input matrix x
12
         int row idx = blockIdx.x * blockDim.x + threadIdx.x;
13
         // Boundary check
         if (row idx >= batch size) return;
14
15
16
         // Calculate the maximum value in the row
17
         float max val = -FLT MAX;
18
         for (int i = 0; i < hidden dim; i++) {
             float tmp_val = x[row_idx * hidden_dim + i]; // Read from global memory
19
             max val = max(max val, tmp val);
20
21
22
         // Calculate the sum of exponentials
23
         float sum exp = 0.0f;
24
25
         for (int i = 0; i < hidden dim; i++) {
26
             float tmp_val = x[row_idx * hidden_dim + i]; // Read from global memory
27
             sum exp += expf(tmp val - max val);
28
29
30
         // Write the softmax output
         for (int i = 0; i < hidden_dim; i++) {
31
32
             float tmp_val = x[row_idx * hidden_dim + i]; // Read from global memory
             y[row_idx * hidden_dim + i] = expf(tmp_val - max_val) / sum_exp; // Write to global memory
33
34
35
```

```
38
     // C++ function to call the naive softmax kernel
     torch::Tensor naive_softmax(torch::Tensor X) {
39
40
         cudaSetDevice(X.get_device());
41
         int batch_size = X.size(0);
42
         int hidden_dim = X.size(1);
43
         torch::Tensor Y = torch::empty_like(X, X.options());
44
45
46
         // Thread block size
         const int num threads = 128;
47
         // Grid size (= number of thread blocks)
48
         int num_blocks = (batch_size + num_threads - 1) / num_threads;
49
50
51
         // Launch the kernel
52
         const dim3 dimBlock(num threads);
         const dim3 dimGrid(num_blocks);
53
54
         naive softmax kernel<<<dimGrid, dimBlock>>>(
55
             X.data_ptr<float>(), // Pointer to input data
             Y.data_ptr<float>(), // Pointer to output data
56
             batch size, hidden dim
57
         );
58
59
         return Y;
60
61
62
```

37

### Naïve Softmax Kernel

Obviously slow

```
Batch size: 8765, Hidden dim: 4096
Torch Softmax Latency: 0.20 ms
Naive Softmax Latency: 2.16 ms
```

- Low GPU utility
  - Thread block number: 4096 / 128 = 32 < physical SM number
- Redundant memory access
  - Register number: 255 < hidden dim
  - Repeat load input values from global memory (L2 cache)
  - Non-vectorized memory access: 32 discrete address for 32 threads

### Better Softmax Kernel

- 1 warp per row
  - shfl\_sync() for warp-level reduce

- For each row *i*:
  - Load all  $X_{ij}$  in once
  - Reduce to find  $M_i$
  - Reduce to calc  $S_i$
  - Store  $Y_{ij}$

M

TB#0, T#0	TB#0, T#1	 TB#0, T#31
TB#0, T#32	TB#0, T#33	 TB#0, T#63
TB#0, T#64	TB#0, T#65	 TB#0, T#95
TB#0, T#96	TB#0, T#97	 TB#0, T#127
TB#1, T#0	TB#1, T#1	 TB#1, T#31
TB#1, T#32	TB#1, T#33	 TB#1, T#63
TB#1, T#64	TB#1, T#65	 TB#1, T#95
TB#1, T#96	TB#1, T#97	 TB#1, T#127
TB#2, T#0	TB#2, T#1	 TB#2, T#31

## Vectorized Memory Access


• GPU memory bus width: 128 bits = 4x float32 values

```
const int MEM_ACCESS_WIDTH = 4;
const int VALS_PER_THREAD = 128;
#pragma unroll
for (int i = 0; i < VALS_PER_THREAD; i += MEM_ACCESS_WIDTH) {
    reinterpret_cast<float4*>(&tmp_val[i])[0] =
        reinterpret_cast<float4*>(&x[row_idx * N + lane_idx * VALS_PER_THREAD + i])[0];
}
```

• Warp-level access consecutive 128 Byte global memory in a cycle

```
#pragma unroll
for (int i = 0; i < VALS_PER_THREAD; i += MEM_ACCESS_WIDTH) {
    reinterpret_cast<float4*>(&tmp_val[i])[0] =
        reinterpret_cast<float4*>(&x[row_idx * N + i * WARP_SIZE + lane_idx * MEM_ACCESS_WIDTH])[0];
}
```

## Shuffle Sync



### Better Softmax Kernel

Reasonable fast

```
Batch size: 8765, Hidden dim: 4096
Torch Softmax Latency: 0.20 ms
Naive Softmax Latency: 2.16 ms
Better Softmax Latency: 0.19 ms
```

- High GPU utility
  - Thread block number: 4096 / 4 = 1024 >> physical SM number
- Efficient memory access
  - Register number: 255 × 32 > hidden dim
  - Vectorized memory access
  - Contiguous global memory address in a warp

### Homework

• Play with <u>TritonStudyGroup/1\_CUDA\_Softmax at main</u> · Starmys/TritonStudyGroup

#### • Questions:

- Calculate the theoretical minimum latency for input size [8765, 4096] on single A100 GPU
- Can we load the entire row into L1 cache or shared memory in naïve softmax?
- How much acceleration does warp-level contiguous global memory access bring? Why?
- How does the best softmax implementation changes for inputs of different shapes?

## Reading Materials

- How to Implement an Efficient Softmax CUDA Kernel— OneFlow Performance Optimization | by OneFlow | Medium
- Using CUDA Warp-Level Primitives | NVIDIA Technical Blog