

MOSFET


OptiMOS[™]5 Power-Transistor, 80 V


Features

- Optimized for high performance SMPS, e.g. sync. rec.
- 100% avalanche testedSuperior thermal resistance
- N-channel
- Qualified according to JEDEC¹⁾ for target applications
 Pb-free lead plating; RoHS compliant
 Halogen-free according to IEC61249-2-21

Table 1 **Key Performance Parameters**

Parameter	Value	Unit
V _{DS}	80	V
R _{DS(on),max}	11.7	mΩ
I _D	49	A
Qoss	19	nC
Q _G (0V10V)	15	nC











Type / Ordering Code	Package	Marking	Related Links
BSC117N08NS5	PG-TDSON-8	117N08NS	-

OptiMOSTM5 Power-Transistor, 80 V BSC117N08NS5



Table of Contents

Description
Maximum ratings
Thermal characteristics
Electrical characteristics
Electrical characteristics diagrams 6
Package Outlines
Revision History
Trademarks
Disclaimer

OptiMOS[™]5 Power-Transistor, 80 V BSC117N08NS5



1 Maximum ratings at $T_j = 25$ °C, unless otherwise specified

Table 2 Maximum ratings

Damamatan	O h l	Values				
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current	I _D	- - -	- - -	49 31 19	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C, $R_{\rm thJA}$ =50K/W ¹⁾
Pulsed drain current ²⁾	I _{D,pulse}	-	-	196	Α	<i>T</i> _C =25 °C
Avalanche energy, single pulse ³⁾	E _{AS}	-	-	14	mJ	$I_{\rm D}$ =50 A, $R_{\rm GS}$ =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	50 2.5	W	T _C =25 °C T _A =25 °C, R _{thJA} =50 K/W ¹⁾
Operating and storage temperature	T _j , T _{stg}	-55	-	150	°C	IEC climatic category; DIN IEC 68-1: 55/150/56

2 Thermal characteristics

Thermal characteristics Table 3

Parameter	Symbol	Values			Unit	Note / Test Condition
Farameter	Symbol	Min.	Тур.	Max.	Ollit	Note / Test Condition
Thermal resistance, junction - case, bottom	R _{thJC}	-	1.5	2.5	K/W	-
Thermal resistance, junction - case, top	R _{thJC}	-	-	20	K/W	-
Device on PCB, 6 cm ² cooling area ¹⁾	R _{thJA}	-	-	50	K/W	-

 $^{^{1)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air. $^{2)}$ See figure 3 for more detailed information $^{3)}$ See figure 13 for more detailed information

OptiMOS[™]5 Power-Transistor, 80 V BSC117N08NS5



3 Electrical characteristics

Table 4 Static characteristics

D	0		Value	S		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	80	-	-	V	V _{GS} =0 V, I _D =1 mA
Gate threshold voltage	V _{GS(th)}	2.2	3	3.8	V	$V_{\rm DS}=V_{\rm GS},\ I_{\rm D}=22\ \mu {\rm A}$
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μA	V _{DS} =80 V, V _{GS} =0 V, T _i =25 °C V _{DS} =80 V, V _{GS} =0 V, T _i =125 °C
Gate-source leakage current	I _{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	9.6 13.7	11.7 16.3	mΩ	V _{GS} =10 V, I _D =25 A V _{GS} =6 V, I _D =12.5 A
Gate resistance ¹⁾	R _G	-	1.1	1.7	Ω	-
Transconductance	g fs	19	38	-	S	$ V_{DS} > 2 I_D R_{DS(on)max}, I_D = 25 A$

Table 5 Dynamic characteristics

Davamatar	Or made at		Values	S		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance ¹⁾	C _{iss}	-	1000	1300	pF	V _{GS} =0 V, V _{DS} =40 V, f=1 MHz
Output capacitance ¹⁾	Coss	-	180	230	pF	V _{GS} =0 V, V _{DS} =40 V, f=1 MHz
Reverse transfer capacitance ¹⁾	C _{rss}	-	11	19	pF	V _{GS} =0 V, V _{DS} =40 V, <i>f</i> =1 MHz
Turn-on delay time	t _{d(on)}	-	10	-	ns	V_{DD} =40 V, V_{GS} =10 V, I_D =25 A, $R_{G,ext}$ =3 Ω
Rise time	t _r	-	4	-	ns	V_{DD} =40 V, V_{GS} =10 V, I_{D} =25 A, $R_{G,ext}$ =3 Ω
Turn-off delay time	$t_{ m d(off)}$	-	16	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =25 A, $R_{\rm G,ext}$ =3 Ω
Fall time	t _f	-	3	-	ns	$V_{\rm DD}$ =40 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =25 A, $R_{\rm G,ext}$ =3 Ω

Table 6 Gate charge characteristics²⁾

Parameter	Cumbal	Values			11:4	Nata / Tast Canditian
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q _{gs}	-	5	-	nC	V_{DD} =40 V, I_{D} =25 A, V_{GS} =0 to 10 V
Gate charge at threshold	Q _{g(th)}	-	3	-	nC	V_{DD} =40 V, I_{D} =25 A, V_{GS} =0 to 10 V
Gate to drain charge ¹⁾	Q _{gd}	-	3	5	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =25 A, $V_{\rm GS}$ =0 to 10 V
Switching charge	Q _{sw}	-	6	-	nC	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =25 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total ¹⁾	Qg	-	15	18	nC	V_{DD} =40 V, I_{D} =25 A, V_{GS} =0 to 10 V
Gate plateau voltage	V _{plateau}	-	5.0	-	V	$V_{\rm DD}$ =40 V, $I_{\rm D}$ =25 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total, sync. FET	Q _{g(sync)}	-	13	-	nC	V_{DS} =0.1 V, V_{GS} =0 to 10 V
Output charge ¹⁾	Qoss	-	19	25	nC	V _{DD} =40 V, V _{GS} =0 V

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOSTM5 Power-Transistor, 80 V BSC117N08NS5





Table 7 Reverse diode

Davamatav	Cymphol		Values			Nata / Tant Candition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Diode continuous forward current	Is	-	-	45	Α	<i>T</i> _C =25 °C
Diode pulse current	I _{S,pulse}	-	-	196	Α	T _C =25 °C
Diode forward voltage	V _{SD}	-	0.9	1.1	V	V _{GS} =0 V, I _F =25 A, T _j =25 °C
Reverse recovery time ¹⁾	<i>t</i> _{rr}	-	37	73	ns	V _R =40 V, I _F =25A, d <i>i</i> _F /d <i>t</i> =100 A/μs
Reverse recovery charge ¹⁾	Qrr	-	45	90	nC	V _R =40 V, I _F =25A, di _F /dt=100 A/μs





4 Electrical characteristics diagrams






























5 Package Outlines



1) EXCLUDING MOLD FLASH
2) REMOVAL ON MOLD GATE
INTRUSION 0.1 MM
PROTRUSION 0.1 MM
LEAD LENGTH UP TO ANTI FLASH LINE
ALL METAL SURFACES ARE PLATED, EXCEPT AREA OF CUT

DIMENSION	MILLIMETERS					
DIMENSION	MIN.	MAX.				
Α	0.90	1.20				
A1	0.15	0.35				
b	0.34	0.54				
D	4.80	5.35				
D1	3.90	4.40				
D2	0.03	0.23				
E	5.70	6.10				
E1	5.90	6.42				
E2	3.88	4.31				
е	1.27					
L	0.45	0.71				
М	0.45	0.69				

DOCUMENT NO. Z8B00003332			
REVISION 07			
SCALE 10:1			
0 1 2 3mm			
EUROPEAN PROJECTION			
ISSUE DATE 06.06.2019			

Figure 1 Outline PG-TDSON-8, dimensions in mm







Figure 2 Outline Boardpads (TDSON-8), dimensions in mm





Dimension in mm

Figure 3 Outline Tape (TDSON-8)

OptiMOS $^{\text{TM}}$ 5 Power-Transistor , 80 V BSC117N08NS5



Revision History

BSC117N08NS5

Revision: 2020-02-07, Rev. 2.1

Previous Revision

Revision	Date	Subjects (major changes since last revision)				
2.0	2014-12-17	Release of final version				
2.1	2020-02-07	Update package drawings				

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2020 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.