

Computer Systems Design

Laboratory work 2

Hardware optimization to PPA constraints

Alexander Antonov
Associate Professor
Lecturer:
Ivan Lukashov
lukashov@itmo.ru

Author:

Computer Systems Design



Contents

- 1. Objectives 3
- 2. Overview 3
- 3. Prerequisites 3
- 4. Task 3
- 5. Guidance 3
- 6. Variants 13



1. OBJECTIVES

- Students can optimize hardware designs using pipelining
- Students can use Xilinx Vivado Design Suite to gather metrics from implemented design
- Students understand how to achieve PPA trade-off using multi-cycle and pipelined approaches

2. OVERVIEW

Laboratory work 2 covers designing optimized versions of hardware units according to various PPA (performance, power, area) constraints. Students have to re-design previous version of their hardware from Lab 1 according to pipelined approache. Pipelining ubiquitously used in real-world designs – in particular, almost all high-performance designs (CPUs, accelerators, interconnects, memory hierarchy components, etc.) have pipelined organization.

3. PREREQUISITES

Prerequisites are the same as for Lab 1:

- 1. Xilinx Vivado 2019.1 HLx Edition (free for target board, available at https://www.xilinx.com/support/download.html).
- 2. ActiveCore baseline distribution (available at https://github.com/AntonovAlexander/activecore)
- 3. (for FPGA prototyping) Digilent Nexys 4 DDR FPGA board (https://store.digilentinc.com/nexys-4-ddr-artix-7-fpga-trainer-board-recommended-for-ece-curriculum/)
- 4. (for FPGA prototyping) working Python 3 installation with pyserial package

4. TASK

- 1. Design pipelined implementation in synthesizable SystemVerilog HDL according to your variant
- 2. Integrate your design with UDM bus master module
- 3. Write the testbench and simulate to verify correctness of your design
- 4. Implement your design, gather and analyze metrics of the implementation
- 5. (if FPGA board available) Perform HW testing on FPGA board
- 6. (optional) Evaluate top achievable frequency for the designed implementations
- 7. (optional) Evaluate power consumption of your designs using Vivado power analysis tool
- 8. Package your solution and submit to the teacher's email

5. GUIDANCE

Detailed guidance will be provided using the example of a module with the same functionality as in Lab 1.



1. Specify the schedule and microarchitectural diagram for your implementation

Pipelined implementation requires the computation to be divided into stages that execute in overlapped fashion.

Now we develop the **schedule** for our pipelined implementation:

c-step number	operation
0	compare elements in pairs: 0-1; 2-3; 4-5; 6-7; 8-9; 10-11; 12-13; 14-15
1	compare pairing results from stage 0 in pairs: 0-1; 2-3; 4-5; 6-7
2	compare pairing results from stage 1 in pairs: 0-1; 2-3
3	compare pairing results from stage 2

Table 1 Schedule for pipelined implementation

NOTE: Your variants include information about the stages recommended to allocate.

Now we develop microarchitectural diagram defining structure of the module in terms of combinational clouds, registers, and memories:




Figure 1 Microarchitectural diagram for fully pipelined implementation

2. Design pipelined implementation in synthesizable SystemVerilog HDL according to the specified schedule and microarchitectural diagram

Source code for the example module in shown in Listing 1.

```
module FindMaxVal_pipelined (
   input clk_i
   , input rst_i
   , input [31:0] elem_bi [15:0]
   , output logic [31:0] max_elem_bo
```



```
, output logic [3:0] max index bo
);
//// stage 0 ////
// intermediate signals declaration
logic [31:0] max elem stage0 [7:0];
logic [31:0] max index stage0 [7:0];
logic [31:0] max_elem_stage0_next [7:0];
logic [31:0] max_index_stage0_next [7:0];
// combinational logic
always @*
    begin
    for(integer i=0; i<8; i++)</pre>
        begin
        \max \text{ elem stage0 next[i]} = 0;
        \max index stage0 next[i] = 0;
        if (elem bi[(i<<1)] > elem bi[(i<<1)+1])
            begin
            max elem stage0 next[i] = elem bi[(i<<1)];</pre>
            max_index_stage0_next[i] = i<<1;</pre>
        else
             begin
             max elem stage0 next[i] = elem bi[(i<<1)+1];</pre>
             max_index_stage0_next[i] = (i<<1)+1;</pre>
       end
    end
// writing to registers
always @(posedge clk i)
    begin
    if (rst i)
        for (integer i=0; i<8; i++) max elem stage0[i] <= 0;</pre>
        for (integer i=0; i<8; i++) max index stage0[i] <= 0;</pre>
        end
    else
        begin
        for (integer i=0; i<8; i++) max elem stage0[i] <= max elem stage0 next[i];</pre>
        for (integer i=0; i<8; i++) max index stage0[i] <= max index stage0 next[i];</pre>
        end
    end
//// stage 1 ////
// intermediate signals declaration
logic [31:0] max elem stage1 [3:0];
logic [31:0] max index stage1 [3:0];
logic [31:0] max elem stage1 next [3:0];
logic [31:0] max index stage1 next [3:0];
// combinational logic
always @*
    begin
    for(integer i=0; i<4; i++)</pre>
```



```
max elem stage1 next[i] = 0;
         \max index stage1 next[i] = 0;
         if (\max elem stage0[(i << 1)] > \max elem stage0[(i << 1)+1])
             max elem stage1 next[i] = max elem stage0[(i<<1)];</pre>
             max index stage1 next[i] = max index stage0[(i<<1)];</pre>
         else
             begin
             max elem stage1 next[i] = max elem stage0[(i<<1)+1];</pre>
             max index stage1 next[i] = max index stage0[(i<<1)+1];</pre>
             end
         end
    end
// writing to registers
always @(posedge clk i)
    begin
    if (rst i)
        begin
         for (integer i=0; i<4; i++) max_elem_stage1[i] <= 0;</pre>
         for (integer i=0; i<4; i++) max index stage1[i] <= 0;</pre>
         end
    else
        begin
         for (integer i=0; i<4; i++) max_elem_stage1[i] <= max_elem_stage1_next[i];</pre>
         for (integer i=0; i<4; i++) max index stage1[i] <= max index stage1 next[i];
    end
//// stage 2 ////
// intermediate signals declaration
logic [31:0] max elem stage2 [1:0];
logic [31:0] max_index_stage2 [1:0];
logic [31:0] max_elem_stage2_next [1:0];
logic [31:0] max index stage2 next [1:0];
// combinational logic
always @*
    begin
    for (integer i=0; i<2; i++)
        \max \text{ elem stage2 next[i]} = 0;
        max index stage2 next[i] = 0;
         if (\max elem stage1[(i << 1)] > \max elem stage1[(i << 1)+1])
             max elem stage2 next[i] = max elem stage1[(i<<1)];</pre>
             max index stage2 next[i] = max index stage1[(i<<1)];</pre>
             end
         else
             max elem stage2 next[i] = max elem stage1[(i<<1)+1];</pre>
             max index stage2 next[i] = max index stage1[(i<<1)+1];</pre>
         end
    end
```



```
// writing to registers
always @(posedge clk i)
    begin
    if (rst i)
        begin
         for (integer i=0; i<2; i++) max elem stage2[i] <= 0;</pre>
         for (integer i=0; i<2; i++) max index stage2[i] <= 0;</pre>
         end
    else
         begin
         for (integer i=0; i<2; i++) max elem stage2[i] <= max elem stage2 next[i];</pre>
         for (integer i=0; i<2; i++) max_index_stage2[i] <= max_index_stage2_next[i];</pre>
         end
    end
//// stage 3 ////
// intermediate signals declaration
logic [31:0] max elem next;
logic [3:0] max_index_next;
// combinational logic
always @*
    begin
    \max elem next = 0;
    \max_{i=0}^{\infty} \max_{j=0}^{\infty} next_{j=0}^{\infty}
    if (max elem stage2[0] > max_elem_stage2[1])
         max elem next = max elem stage2[0];
        max index next = max index stage2[0];
        end
    else
        begin
        max elem next = max elem stage2[1];
        max index next = max index stage2[1];
         end
    end
// writing to registers
always @(posedge clk i)
    begin
    if (rst i)
        begin
        max elem bo <= 0;</pre>
        max\_index\_bo <= 0;
        end
    else
        begin
        max elem bo <= max elem next;</pre>
        max index bo <= max index next;</pre>
         end
    end
endmodule
```

Listing 1 Source code of FindMaxVal pipelined module in SystemVerilog HDL



3. Integrate the custom design with UDM bus master module

The CSR interface is the same as for combinational implementation.

NOTE: don't forget to connect clock and reset signal to clk_gen and srst signals respectively (changed lines are highlighted in cyan).

```
module NEXYS4 DDR
\# ( parameter \overline{S}IM = "NO" )
(
    input CLK100MHZ
    , input CPU RESETN
             [15:0] SW
    , input
    , output logic [15:0] LED
    , input
              UART TXD IN
    , output UART RXD OUT
);
localparam UDM BUS TIMEOUT = (SIM == "YES") ? 100 : (1024*1024*100);
localparam UDM RTX EXTERNAL OVERRIDE = (SIM == "YES") ? "YES" : "NO";
logic clk gen;
logic pll locked;
sys_clk sys_clk
    .clk in1(CLK100MHZ)
    , .reset(!CPU_RESETN)
    , .clk_out1(clk gen)
    , .locked(pll_locked)
);
logic arst;
assign arst = !(CPU RESETN & pll locked);
logic srst;
reset_cntrl reset_cntrl
  .clk_i(clk_gen),
  .arst_i(arst),
   .srst o(srst)
);
logic udm reset;
MemSplit32 udm bus();
udm
# (
    .BUS TIMEOUT (UDM BUS TIMEOUT)
    , .RTX EXTERNAL OVERRIDE (UDM RTX EXTERNAL OVERRIDE)
) udm (
  .clk i(clk gen)
  , .rst i(srst)
  , .rx_i(UART TXD IN)
    .tx o (UART RXD OUT)
```



```
, .rst o(udm reset)
  , .bus_req_o(udm bus.req)
  , .bus_we o(udm \overline{b}us.we)
  , .bus addr bo(udm bus.addr)
  , .bus be bo(udm bus.be)
  , .bus wdata bo(udm bus.wdata)
  , .bus ack i (udm bus.ack)
  , .bus_resp_i(udm_bus.resp)
  , .bus_rdata_bi(udm_bus.rdata)
);
localparam CSR LED ADDR
                                 = 32'h00000000;
localparam CSR SW ADDR
                                 = 32'h00000004;
localparam TESTMEM ADDR
                                 = 32'h80000000;
localparam TESTMEM WSIZE POW
                                 = 10;
localparam TESTMEM_WSIZE
                                 = 2**TESTMEM WSIZE POW;
logic testmem udm enb;
assign testmem_udm_enb = (!(udm_addr < TESTMEM_ADDR) && (udm_addr < (TESTMEM_ADDR +
(TESTMEM WSIZE*4))));
logic testmem udm we;
logic [TESTMEM WSIZE POW-1:0] testmem udm addr;
logic [31:0] testmem udm wdata;
logic [31:0] testmem udm rdata;
logic testmem p1 we;
logic [TESTMEM WSIZE POW-1:0] testmem p1 addr;
logic [31:0] testmem_p1_wdata;
logic [31:0] testmem_p1_rdata;
// testmem's port1 is inactive
assign testmem_p1_we = 1'b0;
assign testmem_p1_addr = 0;
assign testmem_p1_wdata = 0;
ram dual #(
   _.init type("none")
    , .init_data("nodata.hex")
    , .dat_width(32)
    , .adr_width(TESTMEM WSIZE POW)
    , .mem size(TESTMEM WSIZE)
) testmem (
    .clk(clk_gen)
    , .dat0 i(testmem udm wdata)
    , .adr0_i(testmem_udm_addr)
    , .we0 \overline{i} (testmem \overline{u}dm \overline{w}e)
    , .dat0 o(testmem udm rdata)
    , .dat1 i(testmem p1 wdata)
    , .adr1 i(testmem p1 addr)
    , .wel_i(testmem_pl_we)
    , .dat\overline{1} o(testmem \overline{p1} rdata)
```



```
assign udm bus.ack = udm bus.req; // bus always ready to accept request
logic csr resp, testmem resp, testmem resp dly;
logic [31:0] csr rdata;
// CSR instantiation
logic [31:0] csr elem in [15:0];
logic [31:0] csr_max elem out;
logic [3:0] csr max index out;
// module instantiation
FindMaxVal pipelined FindMaxVal inst (
    .clk_i(clk_gen)
    , .rst i(srst)
    , .elem_bi(csr_elem_in)
    , .max elem bo(csr max elem out)
    , .max_index_bo(csr_max_index_out)
);
// bus request
always @(posedge clk gen)
   begin
   testmem udm we <= 1'b0;
   testmem_udm_addr <= 0;
   testmem udm wdata <= 0;
   csr resp <= 1'b0;
   testmem_resp_dly <= 1'b0;</pre>
   testmem_resp <= testmem_resp_dly;</pre>
    if (srst) LED <= 16'hffff;</pre>
                      // asserting default values to input CSRs on reset
    if (srst)
       begin
       for (int i=0; i<16; i++)
           begin
           csr elem in[i] <= 0;</pre>
           end
       end
    if (udm bus.req && udm bus.ack)
       begin
        if (udm bus.we)
                       // writing
           begin
           if (udm bus.addr == CSR LED ADDR) LED <= udm wdata;</pre>
                 (udm bus.addr[31:28] == 4'h1) csr elem in[udm bus.addr[5:2]]
           if
udm bus.wdata;
            if (testmem udm enb)
               begin
               testmem udm we <= 1'b1;
               testmem udm wdata <= udm wdata;
               end
           end
```



```
else
                         // reading
            begin
            if (udm bus.addr == CSR LED ADDR)
                begin
                csr resp <= 1'b1;
                csr rdata <= LED;
                end
            if (udm bus.addr == CSR SW ADDR)
                begin
                csr_resp <= 1'b1;</pre>
                csr_rdata <= SW;
                 end
            if (udm bus.addr == 32'h20000000)
                begin
                csr resp <= 1'b1;
                csr rdata <= csr max elem out;</pre>
            if (udm bus.addr == 32'h20000004)
                begin
                csr resp <= 1'b1;
                csr_rdata <= csr_max_index_out;</pre>
                 end
            if (testmem udm enb)
                begin
                 testmem udm we <= 1'b0;
                 testmem udm addr <= udm addr[31:2]; // 4-byte aligned access only
                 testmem udm wdata <= udm wdata;
                 testmem resp dly <= 1'b1;
            end
        end
    end
// bus response
always @*
    begin
    udm_bus.resp = csr_resp | testmem_resp;
    udm bus.rdata = 0;
    if (csr resp) udm bus.rdata = csr rdata;
    if (testmem resp) udm bus.rdata = testmem udm rdata;
    end
endmodule
```

Listing 2 Source code of the updated NEXYS4 DDR. sv module

4. Write the testbench and simulate to verify correctness of the design

The test procedure is the same as for multi-cycle implementation. Waveform for the simulation is shown in Figure 2.




Figure 2 Simulation waveform for pipelined implementation

In the waveform, stage-by-stage propagation of data through the pipelined datapath can be observed. The simulation is correct, the module works as intended.

NOTE: Consider stage-by-stage debugging of pipelined implementation in case output result is incorrect.

NOTE: In correct linear pipeline, each stage should read data only from the previous stage. Accordingly, a single input data change should cause only a single output data change after several clock cycles (equal to pipeline length). In case a single input data causes the output to change several times, double-check that each stage reads data only from the previous stage. Make copies of pipeline registers for all data needed for computing on corresponding stages.

5. Implement the design, gather and analyze metrics of the implementation

Press "Generate Bitstream" to run implementation and obtain the image for FPGA device.

Metric values are the following:

Timing:

o WNS: 4.883 ns (fine)

o TNS: 0 ns (fine)

Performance:

O Clock frequency: 10 ns (100 MHz)

o Initiation Interval: 1 clock cycle; 10 ns

o Throughput: 1 op/cycle; 100 Mop/second

o Latency: 4 clock cycles (equal to schedule length); 40 ns

- HW resources (Implementation → Open Implemented Design → Report Utilization):
 - o LUTs: 498
 - o FFs (registers): 506

The timing closure is **successful** since our pipelined circuit analyses only a **several element pairs in parallel** within a **single** clock cycle. It requires **4 clock cycles** to finish the computation (instead of one clock cycle for combinational implementation). However, since these subcomputations go in overlapped fashion, we can pass new computation each cycle and achieve top throughput of 100 Mop/second.

6. (if FPGA board available) Perform HW testing on FPGA board

Python tests and HW testing procedure are the same as in Lab 1.



7. (optional) Evaluate top achievable frequency for the designed implementations

Increase output frequency of sys_clk PLL until timing starts failing for each designed implementation. Evaluate top performance of each implementation based on top frequency value when timing closure is achieved.

- 8. (optional) Evaluate power consumption of your designs using Vivado power analysis tool Vivado power analysis tool is launched from "Implementation" → "Open implemented design" → "Report power".
 - 9. Package your solution and submit to the teacher's email

The package content is equal to Lab 1, but should also include:

- schedule of designed pipeline;
- microarchitectural diagram.

6. VARIANTS

Same as for Lab 1.