

# Computer Systems Design

Laboratory work 1

# Introduction to FPGA-based design flow

Author:

Alexander Antonov

**Associate Professor** 

Lecturer:

Ivan Lukashov

lukashov@itmo.ru

# Computer Systems Design



# Contents

- 1. Objectives 3
- 2. Overview 3
- 3. Prerequisites 3
- 4. Task 3
- 5. Guidance 3
- 6. Variants 16



### 1. OBJECTIVES

- Students understand the design flow of FPGA-based design
- Students can use Xilinx Vivado Design Suite to implement hardware projects based on FPGA devices
- Students understand the project structure of FPGA project
- Students can manage design files, testbenches, and constraint files

### 2. OVERVIEW

Laboratory work 1 is aimed at understanding the design flow of FPGA-based project, its structure and role of its components. The students learn how to add custom logic using SystemVerilog Hardware Description Language, write testbenches, verify correctness of design in simulation environment, set up constraints, implement the design in FPGA device (if one is available) and collect metrics of obtained implementation. For now, the designed logic will be unoptimized, but optimization will be considered in the next Lab. This Lab sets the basis for further working with programmable logic devices.

### 3. PREREQUISITES

- 1. Xilinx Vivado 2019.1 HLx Edition (free for target board, available at https://www.xilinx.com/support/download.html).
- 2. ActiveCore baseline distribution (available at <a href="https://github.com/AntonovAlexander/activecore">https://github.com/AntonovAlexander/activecore</a>)
- 3. (for FPGA prototyping) Digilent Nexys 4 DDR FPGA board (<a href="https://store.digilentinc.com/nexys-4-ddr-artix-7-fpga-trainer-board-recommended-for-ece-curriculum/">https://store.digilentinc.com/nexys-4-ddr-artix-7-fpga-trainer-board-recommended-for-ece-curriculum/</a>)
- 4. (for FPGA prototyping) working Python 3 installation with pyserial package

### 4. TASK

- 1. Examine UDM baseline project
- 2. (if FPGA board available) Implement UDM project in FPGA device and verify correctness of the baseline
- 3. Design combinational module in synthesizable SystemVerilog HDL according to your variant
- 4. Integrate your design with UDM bus master module
- 5. Write the testbench and simulate to verify correctness of your design
- 6. Implement your design, collect, and analyze metrics of the implementation
- 7. (if FPGA board available) Write HW test matching the testbench
- 8. (if FPGA board available) Program the design in FPGA board and make sure the design operates correctly
- 9. Package your solution and submit to the teacher's email

### 5. GUIDANCE

Detailed guidance will be provided using the example of a module that searches for the maximum value in 16-element array and returns this value and its index in the array.

# 1. Examine UDM baseline project

UDM is a bus master module that "emulates" CPU host in System-on-chip (SoC) design. The block provides capability to initiate bus transactions both in simulation environment and on real board via serial port interface. This functionality is useful for initialization, communication and debug of custom cores in FPGA fabric. UDM block diagram is shown in Figure 1.






Figure 1 UDM block diagram

**NOTE**: only 4-byte aligned accesses are allowed.

The project is located at: activecore/designs/rtl/udm/syn/NEXYS4\_DDR. Open NEXYS4\_DDR.xpr file using Xilinx Vivado 2019.1.

**NOTE**: Avoid having spaces and non-English characters in project location path. Also, avoid very long project location path.

**NOTE**: Please use 2019.1 version of Vivado. Projects made in later versions will not be considered!

2. (if FPGA board available) Implement UDM project in FPGA device and verify correctness of the baseline

Press "Generate Bitstream" button in Vivado to generate bitstream. Upload the bitstream to FPGA device.

Find out the name of COM port associated with the board (COM<number> on Windows hosts or tty<number> on Linux hosts).

Open test Python script (located at activecore/designs/rtl/udm/sw/udm\_test.py) and fill the correct COM port name in line 7:

```
udm = udm("<correct COM port name>", 921600)
```

Run UDM test using udm\_test.py Python script. The script will connect to the board and check response. The console output should be:

```
Connecting COM port...

COM port connected

Connection established, response: 0x55

SW read: <value on switches>
---- memtest32 started, word size: 1024 ----
memtest32 PASSED ----
```

The script does the following:

- 1) Writing Oxaa55 value to CSR mapped on LEDs using udm.wr32 (addr, wdata) function
- 2) Reading CSR mapped on switches and printing this value
- 3) Testing testmem memory block using udm.memtest32 (addr, wsize) function

Type help (udm) in Python console for full API reference.



3. Design combinational module in synthesizable SystemVerilog HDL according to your variant Source code for the example module in shown in Listing 1:

```
module FindMaxVal comb (
    input [31:0] elem_bi [15:0]
    , output logic [31:0] max elem bo
      output logic [3:0] max index bo
);
always @*
    begin
    max elem bo = elem bi[0];
    \max index bo = 3'd0;
    for(integer i=1; i<16; i++)
        begin
        if (elem_bi[i] > max_elem_bo)
            begin
            max elem bo = elem bi[i];
            max_index_bo = i;
            end
        end
    end
endmodule
```

Listing 1 Source code of the FindMaxVal comb module in SystemVerilog HDL

4. Integrate your design with UDM bus master module

Add your created design file to the project using Vivado GUI.

UDM exposes a system bus into FPGA fabric for custom logic integration and testing. UDM bus has a simplistic, RAM-like protocol (see Figure 2), supports pipelined transactions and can easily be converted to various standard protocols (AMBA AHB, Avalon, Wishbone, etc.).




Figure 2 UDM bus protocol: writing (a), reading (b)



UDM has several predefined addresses where LED and switches control and status registers (CSRs) are mapped, as well as test memory. Address map implemented in UDM baseline project is shown in Figure 3.

# Address map

HW block	Start address	End address	Size
CSR_LED	0x00000000	0x00000000	4 B
CSR_SW	0x00000004	0x00000004	4 B
testmem	0x80000000	0x80000FFC	4 KB

Figure 3 Address map in UDM baseline project

Now we add custom CSRs to manage operation of the designed logic in top wrapper module. We need 16 CSRs for input data and 2 CSRs for output data in our example. We should map these CSRs on free addresses, not overlapping with other CSRs and memories.

Here we map input CSRs on the following addresses:

Input data CSRs:

• csr\_elem\_in: 0x10000000-0x1000003C (16x elements with 4-byte stride)

Output data CSRs:

- csr max elem out: 0x20000000
- csr max index out: 0x20000004

Instantiate the CSRs and the designed module in top wrapper module (NEXYS4\_DDR.sv) and connect it to custom CSRs. Resulting code is shown in Listing 2 (modified parts are highlighted in cyan).

```
module NEXYS4 DDR
\# ( parameter \overline{SIM} = "NO" )
    input
            CLK100MHZ
             CPU RESETN
    , input
    , input
             [15:0] SW
    , output logic [15:0] LED
    , input
              UART TXD IN
    , output UART RXD OUT
);
localparam UDM BUS TIMEOUT = (SIM == "YES") ? 100 : (1024*1024*100);
localparam UDM RTX EXTERNAL OVERRIDE = (SIM == "YES") ? "YES" : "NO";
logic clk gen;
logic pll locked;
sys clk sys clk
    .clk_in1(CLK100MHZ)
    , .reset(!CPU RESETN)
    , .clk out1(clk gen)
```



```
, .locked(pll locked)
);
logic arst;
assign arst = !(CPU RESETN & pll locked);
logic srst;
reset cntrl reset cntrl
  .clk_i(clk_gen),
  .arst_i(arst),
  .srst o(srst)
logic udm reset;
MemSplit32 udm bus();
udm
# (
    .BUS TIMEOUT (UDM BUS TIMEOUT)
    , .RTX_EXTERNAL_OVERRIDE(UDM_RTX_EXTERNAL_OVERRIDE)
) udm (
  .clk i(clk gen)
  , .rst_i(srst)
  , .rx_i(UART_TXD IN)
  , .tx_o(UART_RXD_OUT)
  , .rst o(udm reset)
  , .bus_req_o(udm_bus.req)
  , .bus_we_o(udm_bus.we)
  , .bus_addr_bo(udm_bus.addr)
  , .bus_be_bo(udm bus.be)
  , .bus_wdata_bo(udm_bus.wdata)
  , .bus ack i (udm bus.ack)
  , .bus_resp_i (udm_bus.resp)
    .bus rdata bi (udm bus.rdata)
                               = 32'h00000000;
localparam CSR LED ADDR
                                = 32'h00000004;
localparam CSR SW ADDR
localparam TESTMEM ADDR
                                = 32'h80000000;
localparam TESTMEM WSIZE POW
                               = 10;
localparam TESTMEM WSIZE
                               = 2**TESTMEM WSIZE POW;
logic testmem_udm enb;
assign testmem udm enb = (!(udm addr < TESTMEM ADDR) && (udm addr < (TESTMEM ADDR +
(TESTMEM WSIZE*4)));
logic testmem udm we;
logic [TESTMEM WSIZE POW-1:0] testmem udm addr;
logic [31:0] testmem udm wdata;
logic [31:0] testmem udm rdata;
logic testmem p1 we;
```



```
logic [TESTMEM WSIZE POW-1:0] testmem p1 addr;
logic [31:0] testmem p1 wdata;
logic [31:0] testmem p1 rdata;
// testmem's port1 is inactive
assign testmem p1 we = 1'b0;
assign testmem_p1_addr = 0;
assign testmem p1 wdata = 0;
ram_dual #(
    .init type("none")
    , .init data("nodata.hex")
    , .dat_width(32)
    , .adr_width(TESTMEM WSIZE POW)
    , .mem size (TESTMEM WSIZE)
) testmem (
    .clk(clk gen)
    , .dat0_i(testmem_udm_wdata)
    , .adr0_i(testmem_udm_addr)
    , .we0_i(testmem_udm_we)
    , .dat0_o(testmem_udm_rdata)
    , .dat1_i(testmem_p1_wdata)
, .adr1_i(testmem_p1_addr)
, .we1_i(testmem_p1_we)
    , .dat1_o(testmem_p1_rdata)
);
assign udm bus.ack = udm bus.req; // bus always ready to accept request
logic udm csr resp, testmem resp, testmem resp dly;
logic [31:0] udm_csr_rdata;
logic [31:0] csr_elem_in [15:0];
logic [31:0] csr_max_elem_out;
logic [3:0] csr max index out;
FindMaxVal comb FindMaxVal inst (
    .elem bi(csr elem in)
    , .max elem bo(csr max elem out)
      .max index bo(csr max index out)
// bus request
always @(posedge clk gen)
    begin
    testmem udm we <= 1'b0;
    testmem udm addr <= 0;
    testmem udm wdata <= 0;
    csr_resp <= 1'b0;
    testmem_resp_dly <= 1'b0;</pre>
    testmem resp <= testmem resp dly;</pre>
```



```
if (srst) LED <= 16'hffff;
                       // asserting default values to input CSRs on reset
       (srst)
       begin
        for (int i=0; i<16; i++)
           begin
           csr elem in[i] <= 0;</pre>
           end
    if (udm_bus.req && udm_bus.ack)
       begin
       if (udm bus.we)
                          // writing
           begin
            if (udm bus.addr == CSR LED ADDR) LED <= udm wdata;</pre>
                 (udm bus.addr[31:28] == 4'h1) csr elem in[udm bus.addr[5:2]]
udm bus.wdata;
           if
              (testmem_udm_enb)
               begin
               testmem_udm_we <= 1'b1;</pre>
               testmem udm wdata <= udm wdata;
               end
           end
       else
                       // reading
           begin
           if (udm bus.addr == CSR LED ADDR)
               begin
               udm_csr_resp <= 1'b1;</pre>
               udm_csr_rdata <= LED;
               end
           if (udm_bus.addr == CSR_SW_ADDR)
               begin
               udm_csr_resp <= 1'b1;
               udm csr rdata <= SW;
               end
               (udm bus.addr == 32'h20000000)
               begin
               udm csr resp <= 1'b1;</pre>
               udm_csr_rdata <= csr_max_elem out;</pre>
               end
            if (udm_bus.addr == 32'h20000004)
               begin
               udm_csr_resp <= 1'b1;</pre>
               udm_csr_rdata <= csr_max_index_out;</pre>
               end
           if (testmem_udm_enb)
               begin
               testmem udm we <= 1'b0;
               testmem udm addr <= udm addr[31:2];</pre>
                                                    // 4-byte aligned access only
               testmem udm wdata <= udm wdata;
               testmem resp dly <= 1'b1;
               end
           end
       end
   end
```



```
// bus response
always @*
   begin
   udm_bus.resp = csr_resp | testmem_resp;
   udm_bus.rdata = 0;
   if (csr_resp) udm_bus.rdata = csr_rdata;
   if (testmem_resp) udm_bus.rdata = testmem_udm_rdata;
   end

assign udm_bus.resp = udm_csr_resp | udm_testmem_resp;
assign udm_bus.rdata = (udm_csr_rdata & {32{udm_csr_resp}}) | (udm_testmem_rdata & {32{udm_testmem_resp}});
endmodule
```

Listing 2 Source code of the updated NEXYS4\_DDR.sv module

5. Write the testbench and simulate to verify correctness of your design

The basic testbench functionality consists in the following operations:

- write the input data (stimulus) to the target synthesizable module (Design Under Test, DUT);
- start the computation (not needed here);
- read and verify the result.

Go to the testbench file (tb.sv) and find the main test procedure (initial block in the end of the file). Fill the input data with some random values and retrieve the result. Resulting initial block is shown in Listing 3 (modified parts are highlighted in cyan).

```
initial
   logic [31:0] wrdata [];
   integer ARRSIZE=10;
   $display ("### SIMULATION STARTED ###");
   udm.cfg(`DIVIDER 115200, 2'b00);
   SW = 8'h30;
  RESET ALL();
   WAIT (\overline{1}00);
   udm.check();
   udm.hreset();
   udm.wr32(32'h10000000, 32'h112233cc);
   udm.wr32(32'h10000004, 32'h55aa55aa);

udm.wr32(32'h10000008, 32'h01010202);

udm.wr32(32'h1000000C, 32'h44556677);

udm.wr32(32'h10000010, 32'h00000003);
   udm.wr32(32'h10000014, 32'h00000004);
   udm.wr32(32'h10000018, 32'h00000005);
   udm.wr32(32'h1000001C, 32'h00000006);
   udm.wr32(32'h10000020, 32'h00000007);
   udm.wr32(32'h10000024, 32'hdeadbeef);
```



```
udm.wr32(32'h10000028, 32'hfefe8800);
udm.wr32(32'h1000002C, 32'h23344556);
udm.wr32(32'h10000030, 32'h05050505);
udm.wr32(32'h10000034, 32'h07070707);
udm.wr32(32'h10000038, 32'h99999999);
udm.wr32(32'h1000003C, 32'hbadc0ffe);

// fetching results
udm.rd32(32'h20000000);
udm.rd32(32'h200000004);

WAIT(1000);

$display ("### TEST PROCEDURE FINISHED ###");
$stop;
end
```

Listing 3 Test procedure for the designed module

Note that maximum value is 0xfefe8800 at index 10 (0xa).

Now run the simulation. Add all interesting signals (including system bus interface and your module internals) to the waveform. The signals can be added using context menu on signals listed in Vivado GUI (see Figure 4).




Figure 4 Adding signals to waveform

If needed, change waveform style for selected signals (digital/analog) and radix (binary, hexadecimal, decimal, etc), see Figure 5.






Figure 5 Waveform configuration

**NOTE**: To speed up UDM simulation, serial connection is bypassed. Keep in mind that UART is a low-speed interface, and transactions will take more time to complete in hardware than shown in simulation.

Console output for simulation is shown in Listing 4.

```
WR32: addr: 0x10000000,
                            data:
                                   0x112233cc
UDM WR32: addr: 0x10000004, data:
                                  0x55aa55aa
UDM WR32: addr: 0x10000008, data:
                                  0x01010202
UDM WR32: addr: 0x1000000c, data: 0x44556677
UDM WR32: addr: 0x10000010, data: 0x00000003
UDM WR32: addr: 0x10000014, data: 0x00000004
UDM WR32: addr: 0x10000018, data: 0x00000005
UDM WR32: addr: 0x1000001c, data: 0x00000006
UDM WR32: addr: 0x10000020, data: 0x00000007
UDM WR32: addr: 0x10000024, data: 0xdeadbeef
UDM WR32: addr: 0x10000028, data: 0xfefe8800
UDM WR32: addr: 0x1000002c, data: 0x23344556
UDM WR32: addr: 0x10000030, data: 0x05050505
UDM WR32: addr: 0x10000034, data:
                                  0x07070707
UDM WR32:
          addr:
                0x10000038, data:
                                  0x99999999
UDM WR32: addr: 0x1000003c,
                           data:
                                  0xbadc0ffe
          addr:
                0x20000000,
                            data:
                                   0xfefe8800
                0x20000004,
MULI
    RD32:
          addr:
                            data:
                                  0x0000000a
   TEST PROCEDURE FINISHED ###
```

Listing 4 Console output of simulation

Note that max element and its index have been read correctly at addresses 0x20000000 and 0x20000004 respectively (highlighted in cyan). Waveform for the simulation is shown in Figure 6.





Figure 6

Waveform of simulation

The simulation is correct, DUT works as intended.

6. Implement your design, collect, and analyze metrics of the implementation

Press "Generate Bitstream" to run implementation and obtain the image for FPGA device.

The following metrics are interesting:

- Timing:
  - o WNS: -11.022 ns (not fine)
  - TNS: -331.079 ns (not fine)
- Performance:
  - $\circ$  Clock frequency: 10 ns (100 MHz clock) + 11 ns (WNS) = 21 ns (47 MHz)
  - o Initiation Interval: 1 clock cycle; 21 ns
  - o Bandwidth: 1 op/cycle; 47 Mop/second
  - o Latency: 1 clock cycle; 21 ns
- HW resources (Implementation → Open Implemented Design → Report Utilization):
  - o LUTs: may be empty for a trivial module
  - o FFs (registers): may be empty for a trivial module

Though the designed hardware is functionally correct, timing closure has **failed** since we have designed a combinational circuit – a trivial, unoptimized implementation where the **entire** computation is executed in a **single** clock cycle.

In the next Lab, we will improve implementation via breaking the initial computation into subcomputations and scheduling them according to multi-cycle and pipelined approaches.



# 7. (if FPGA board available) Write HW test matching the testbench

Open test Python script (located at activecore/designs/rtl/udm/sw/udm\_test.py) and write the test program matching SystemVerilog testbench. This program is needed for HW testing in FPGA board. Source code for the program is shown in Listing 5.

```
from __future__ import division
import udm
from udm import *
udm = udm('<your COM port name>', 921600)
# test data initialization
udm.wr32(0x10000000, 0x112233cc);
udm.wr32(0x10000004, 0x55aa55aa);
udm.wr32(0x10000008, 0x01010202);
udm.wr32(0x1000000C, 0x44556677);
udm.wr32(0x10000010, 0x00000003);
udm.wr32(0x10000014, 0x00000004);
udm.wr32(0x10000018, 0x00000005);
udm.wr32(0x1000001C, 0x00000006);
udm.wr32(0x10000020, 0x00000007);
udm.wr32(0x10000024, 0xdeadbeef);
udm.wr32(0x10000028, 0xfefe8800);
udm.wr32(0x1000002C, 0x23344556);
udm.wr32(0x10000030, 0x05050505);
udm.wr32(0x10000034, 0x07070707);
udm.wr32(0x10000038, 0x99999999);
udm.wr32(0x1000003C, 0xbadc0ffe);
# fetching results
print("csr max elem out:
                           ", hex(udm.rd32(0x2000000)))
                          ", hex(udm.rd32(0x20000004)))
print("csr max index out:
```

Listing 5 HW test program in Python

8. (if FPGA board available) Program the design in FPGA board and make sure the design operates correctly

Output of Python program is shown in Listing 6.

```
Connecting COM port...

COM port connected

Connection established, response: 0x55

csr_max_elem_out: 0xfefe8800
csr_max_index_out: 0xa
```

### Listing 6 Output of HW test program in Python

Ensure that output of the HW test program matches simulation results. In our case, HW appears to work as intended.

9. Package your solution and submit to the teacher's email

Now submit your solution to the teacher. Contents of the package:



- 1. Report on laboratory work
  - a. Title page: course, student's name (Chinese and English), lab work number, date, variant number
  - b. Screenshots of obtained simulation waveforms
  - c. Report on module characteristics:
    - i. timing: TNS, WNS
    - ii. module's performance: clock frequency, bandwidth (initiation interval, operations/second), latency (cycles, seconds)
    - iii. HW resources: LUTs, FFs
  - d. Comments on achieved characteristics
- 2. ActiveCore distribution including your Vivado project

Please submit to: lukashov@itmo.ru



### 6. VARIANTS

### 1. Divider by constant value

**Description**: compute quotient and remainder for divide by 13

Input data: argument value (16-bit integer)

*Output data*: quotient and remainder (2x 16-bit integers)

#### Python model:

```
# hw model - synthesizable operations only
def div13(x):
    dividend size=16
    divisor=13
    divisor_size=4
    quotient=0
    divword = x >> (dividend size-divisor size)
    # iterations - stages
    for i in range(0, dividend_size-divisor_size+1):
        quotient = (quotient << 1)
        if (divword > divisor):
            divword = divword-divisor
            quotient = quotient | 1
        if (i != (dividend_size-divisor_size)):
            divword = (divword << 1) | ((x & (1 << dividend_size-divisor_size-1-i)) != 0)</pre>
    return [quotient, divword]
# generating stimulus
for i in range(0, 1000, 100):
    result = div13(i)
    print("x: " + str(i) + ", x/13: " + str(result[0]) + ", rem: " + str(result[1]))
```

```
x: 0, x/13: 0, rem: 0

x: 100, x/13: 7, rem: 9

x: 200, x/13: 15, rem: 5

x: 300, x/13: 23, rem: 1

x: 400, x/13: 30, rem: 10

x: 500, x/13: 38, rem: 6

x: 600, x/13: 46, rem: 2

x: 700, x/13: 53, rem: 11

x: 800, x/13: 61, rem: 7

x: 900, x/13: 69, rem: 3
```



# 2. CRC8 hash

Description: calculate CRC8 hash

*Input data*: argument value (32-bit integer) *Output data*: CRC8 hash (8-bit integer)

Python model:

```
# hw model - synthesizable operations only
def crc8_4bytes(x):
    crc = 0xFF

for i in range(4):  # Do 4 times (4 stages) - for each byte
    databyte = (x >> (i << 3)) & 0xFF  # extracting data byte
    crc ^= databyte
    for j in range(8):
        crc = (((crc & 0x7f) << 1) ^ 0x31) if (crc & 0x80) else (crc << 1)

return crc

# generating test stimulus
print(hex(crc8_4bytes(0x11223344)))
print(hex(crc8_4bytes(0xaabbccdd)))
print(hex(crc8_4bytes(0x55aa55aa)))
print(hex(crc8_4bytes(0x5bae55aa)))
print(hex(crc8_4bytes(0xbeefc0fe)))</pre>
```

```
0x59
0x87
0xee
0xf3
```



### 3. Matrix multiplication

**Description**: perform matrix multiplication

Input data: matrix x (8x 32-bit integers), matrix y (8x 32-bit integers, transposed)

Output data: multiplied matrix (4x 32-bit integers)

Python model:

```
# hw model - synthesizable operations only
def mat mul(x, yt):
    res = []
    pp = []
    # stage 0 - partial products generation
    for row x in x:
        pp_row = []
        for row yt in yt:
             pp_partial = []
             for elem num in range(0, len(row x)):
                 pp partial.append(row x[elem num] * row yt[elem num])
             pp row.append(pp partial)
        pp.append(pp_row)
    # stage 1: final sum generation
    for pp_row in pp:
        res_row = []
        for pp_col in pp_row:
             product = 0
             for pp elem in pp col:
                 product = product + pp elem
             res row.append(product)
        res.append(res row)
    return res
# generating test stimulus
x = [[1, 2, 3, 4], [5, 6, 7, 8]]

yt = [[1, 3, 5, 7], [2, 4, 6, 8]]
res = mat mul(x, yt)
print("x: ", x)
print("yt: ", yt)
print("result: ", res)
```

```
x: [[1, 2, 3, 4], [5, 6, 7, 8]]
yt: [[1, 3, 5, 7], [2, 4, 6, 8]]
result: [[50, 60], [114, 140]]
```



# 4. Floating-point addition

**Description**: perform addition of floating-point values

*Input data*: 2x 32-bit values (IEEE-754) *Output data*: 1x 32-bit value (IEEE-754)

Python model:



```
# hw model - synthesizable operations only
def fp add(x0, x1):
    x0 \text{ sign} = (x0 >> 31) \& 0x1
    x0 \exp = (x0 >> 23) \& 0xff
    x0 frac = x0 \& 0x7fffff
    x1 \text{ sign} = (x1 >> 31) \& 0x1
    x1_exp = (x1 >> 23) & 0xff
    x1 frac = x1 \& 0x7fffff
    res_sign = 0
    res_exp = 0
    res_frac = 0
    # stage 0: normalization
    if (x1_exp < x0_exp):
        x1_frac = x1_frac >> (x0_exp - x1_exp)
        x1_exp = x0_exp
    elif (x0_exp < x1_exp):
        x0 frac = x0 frac >> (x1 exp - x0 exp)
        x0 exp = x1 exp
    res_exp = x0_exp
    # stage 1: sign processing
    op0 = 0
    op1 = 0
    if x0 sign != x1 sign:
        if x0 frac > x1 frac:
             res sign = x0 sign
             op0 = x0 frac
             op1 = -x1 frac
        else:
             res sign = x1 sign
             op0 = x1 frac
             op1 = -x0 frac
    else:
        res sign = x0 sign
        op0 = x0 frac
        op1 = x1_frac
    # stage 2: addition
    res_frac = op0 + op1
    res = (res sign \ll 31) + (res exp \ll 23) + res frac
    return res
# decode variable:
def decode(x):
    print("sign: ", (x >> 31) \& 0x1)
print("exp: ", (x >> 23) \& 0xff)
    print("frac: ", x & 0x7fffff)
```



```
# generating test stimulus
x0_sign = 0
x0 = 5
x0 = 356
x1_sign = 1
x1_exp = 7
x1_frac = 4
x0 = (x0\_sign << 31) + (x0\_exp << 23) + x0\_frac
x1 = (x1_sign << 31) + (x1_exp << 23) + x1_frac
res = fp_add(x0, x1)
print("x0: ", hex(x0))
print(decode(x0))
print("x1: ", hex(x1))
print(decode(x1))
print("result: ", hex(res))
print(decode(res))
```

```
x0: 0x2800164

sign: 0

exp: 5

frac: 356

None

x1: 0x83800004

sign: 1

exp: 7

frac: 4

None

result: 0x3800055

sign: 0

exp: 7

frac: 85
```



### 5. Square root

**Description**: calculate square root of the value **Input data**: argument value (32-bit integer) **Output data**: square root value (32-bit integer)

### Python model:

```
import math
# alq model - python math can be used here
def sqrt alq(x):
    return math.floor(math.sqrt(x))
# hw model - synthesizable operations only
def sqrt hw(x):
    m = 0x40000000;
    y = 0;
    while (m != 0): # 16 iterations (16 stages)
        b = y \mid m;
        y >>= 1;
        if (x >= b):
            x -= b;
            y = m;
        m >>= 2;
    return y;
# generating test stimulus
for x in range(0, 100, 10):
    alg\ val = sqrt\ alg(x)
    hw val = sqrt hw(x)
    if (alg val == hw val):
        print("Correct! x: ", hex(x).ljust(6), "; y: ", hex(hw_val).ljust(6))
    else:
        print("ERROR! x: ", hex(x).ljust(6), "; y(model): ", hex(alg val).ljust(6), ";
y(<u>hw): ", hex(hw_val).ljust(6))</u>
```

```
Correct! x: 0x0
                        0x0
                   ; y:
Correct! x: 0xa
                        0x3
                   ; y:
Correct! x: 0x14
                  ; y:
                        0x4
                 ; y:
Correct! x: 0x1e
                        0x5
Correct! x: 0x28
                 ; y:
                        0x6
Correct! x: 0x32 ; y:
                        0x7
Correct! x: 0x3c ; y:
                        0x7
Correct! x: 0x46
                  ; y:
                        0x8
Correct! x: 0x50
                  ; y:
                        0x8
Correct! x: 0x5a ; y:
                        0x9
```



### 6. Cubic root

**Description**: calculate cubic root of the value **Input data**: argument value (32-bit integer) **Output data**: cubic root value (32-bit integer)

### Python model:

```
import math
import numpy
# alg model - python math can be used here
def cube_alg(x):
    return math.floor(numpy.cbrt(x))
# hw model - synthesizable operations only
def cube hw(x):
    y = 0;
    ss = [30, 27, 24, 21, 18, 15, 12, 9, 6, 3, 0]
    for s in ss: # 11 iterations (11 stages)
        y = 2*y;
        b = (3*y*(y + 1) + 1) << s;
        if (x >= b):
            x = x - b;
            y = y + 1;
    return y;
# generating test stimulus
for x in range (0, 100, 10):
    alg\ val = cube\ alg(x)
    hw val = cube hw(x)
    if (alg val == hw val):
        print("Correct! x: ", hex(x).ljust(6), "; y: ", hex(hw_val).ljust(6))
    else:
       print("ERROR! x: ", hex(x).ljust(6), "; y(model): ", hex(alg val).ljust(6), ";
y(hw): ", hex(hw_val).ljust(6))
```

```
Correct! x: 0x0
                  ; y:
                         0x0
                  ; y:
Correct! x: 0xa
                         0x2
Correct! x: 0x14
                 ; y:
                         0x2
Correct! x: 0x1e
                 ; y:
                         0x3
Correct! x: 0x28
                   ; y:
                         0x3
Correct! x: 0x32
                   ; y:
                         0x3
Correct! x:
            0x3c
                         0x3
                   ; y:
Correct! x: 0x46
                         0x4
                   ; y:
Correct! x: 0x50
                   ; y:
                         0x4
Correct! x: 0x5a ; y:
                         0x4
```



### 7. LFSR random number generator

**Description**: generate random 32-bit word by the programmable seed and (32, 31, 30, 28, 26, 1) polynomial

Input data: seed value (32-bit word)

Output data: random LFSR bits (32-bit word)

### Python model:

```
# hw model - synthesizable operations only
def lfsr32(seed):
    for i in range (0, 32):
       seed = ((((seed >> 31) ^ (seed >> 30) ^ (seed >> 29) ^ (seed >> 27) ^ (seed >> 25) ^ seed
) & 0x00000001 ) << 31 ) | (seed >> 1)
    return seed
# generating stimulus
print("seed:
                              '{:08x}'.format(0x00000001)
                                                                                     0x"
                                                                           lfsr:
                0x"
'{:08x}'.format(lfsr32(0x0000001)))
                                                                    ",
                                                                                     0x"
print("seed: 0x"
                              '{:08x}'.format(0xffffffff)
                                                                           lfsr:
'{:08x}'.format(lfsr32(0xffffffff)))
print("seed: 0x"
                              '{:08x}'.format(0x1234fadc)
                                                              +
                                                                    ۳,
                                                                           lfsr:
                                                                                     0x"
                                                                                              +
'{:08x}'.format(lfsr32(0x1234fadc)))
print("seed: 0x" + '{:08x}'.format(0xdeadbeef)
                                                                                     0x"
                                                                           lfsr:
                                                                                              +
'{:08x}'.format(lfsr32(0xdeadbeef)))
```

```
seed: 0x00000001, lfsr: 0x5d9fad13
seed: 0xffffffff, lfsr: 0x348a9b0e
seed: 0x1234fadc, lfsr: 0xc089f109
seed: 0xdeadbeef, lfsr: 0xd7545151
```



### 8. Bitonic sort

**Description**: sort array of values

Input data: array of values (8x 32-bit integers)

Output data: sorted array of values (8x 32-bit integers)

### Python model:

```
import math
import numpy
# alg model - python math can be used here
def sort alg(x):
    y = x[:];
    y.sort();
    return y;
# hw model - synthesizable operations only
def sort_asc(x, index0, index1):
    if (x[index0] > x[index1]):
        x[index0], x[index1] = x[index1], x[index0]
def bitonic sort 8 hw(x):
    y = x[:]
    # stage 1
    sort_asc(y, 0, 1)
    sort_asc(y, 3, 2)
    sort_asc(y, 4, 5)
sort_asc(y, 7, 6)
    # stage 2
    sort asc(y, 0, 2)
    sort asc(y, 1, 3)
    sort_asc(y, 6, 4)
sort_asc(y, 7, 5)
    sort_asc(y, 0, 1)
    sort_asc(y, 2, 3)
    sort_asc(y, 5, 4)
    sort_asc(y, 7, 6)
    # stage 3
    sort_asc(y, 0, 4)
    sort_asc(y, 1, 5)
    sort_asc(y, 2, 6)
    sort_asc(y, 3, 7)
    sort_asc(y, 0, 2)
    sort_asc(y, 1, 3)
    sort_asc(y, 4, 6)
    sort_asc(y, 5, 7)
    sort_asc(y, 0, 1)
    sort_asc(y, 2, 3)
```



```
sort asc(y, 4, 5)
    sort asc(y, 6, 7)
    return y;
# generating test stimulus
x = [51, 160, 4, 77, 194, 223, 13, 84]
y_alg = sort_alg(x)
y_hw = bitonic_sort_8_hw(x)
for index in range(0, 8):
    if (y_alg[index] == y_hw[index]):
                                       ", hex(index).ljust(6), ";
        print("Correct! index:
                                                                                   у:
hex(y_hw[index]).ljust(6))
    else:
print("ERROR! index: ", hex(index).ljust(6), ";
hex(y_alg[index]).ljust(6), "; y(hw): ", hex(y_hw[index]).ljust(6))
                                           hex(index).ljust(6), ";
                                                                           y(model):
```

```
Correct! index: 0x0
                           0x4
                      ; y:
Correct! index: 0x1
                    ; y:
                           0xd
                     ; y: 0x33
Correct! index: 0x2
                   ; y: 0x4d
Correct! index: 0x3
Correct! index: 0x4
                     ; y:
                           0x54
Correct! index: 0x5
                     ; y:
                           0xa0
Correct! index: 0x6
                      ; y:
                           0xc2
Correct! index: 0x7
                           0xdf
```



# 9. Ln(1+x) function

**Description**: generate ln(1+x) function value using first four terms of Taylor series


$$\log(1+x) = x - \frac{x^2}{2} + \frac{x^3}{3} - \frac{x^4}{4}$$

Input data: argument value (16-bit, fixed point: 0x00.00)

Output data: ln(1+x) value (16-bit, fixed point: 0x00.00)

Python model:

```
import matplotlib.pyplot as plt
# hw model - synthesizable operations only
def ln hw(x):
    div2 = 128
    div3 = 85
    div4 = 64
    term0 = x
    # stage 0
    pow2 = (x * x) >> 8
    # stage 1
    pow3 = (pow2 * x) >> 8
term1 = (pow2 * div2) >> 8
    # stage 2
    pow4 = (pow2 * pow2) >> 8
term2 = (pow3 * div3) >> 8
    term0 minus term1 = term0 - term1
    # stage 3
    term3 = (pow4 * div4) >> 8
    term0_minus_term1_plus_term2 = term0_minus_term1 + term2
    # stage 4
    y = term0_minus_term1_plus_term2 - term3
    return y;
# generating test stimulus
y = []
for index in range (0, 256, 1):
   x.append(index)
    y.append(ln_hw(index))
plt.plot(x, y)
plt.show()
```





### 10. Cosine wave

**Description**: generate cosine value using CORDIC method

Input data: argument value (32-bit integer, interpreted as fixed point: 0x0000.0000)

Output data: cosine value (32-bit integer, interpreted as fixed point: 0x0000.0000)

# Python model:

```
import matplotlib.pyplot as plt
# hw model - synthesizable operations only
def shift_right_arith(val, n):
    return val >> n
                                             # right arithmetic shift - use ">>>" operation in SystemVerilog
def cordic_iteration(angle):
     atan_table = [0xc910, 0x76b2, 0x3eb7, 0x1fd6, 0x0ffb, 0x07ff, 0x0400, 0x0200,
                        0x0100, 0x0080, 0x0040, 0x0020,
                        0x0010, 0x0008, 0x0004, 0x0002]
     x = 65536
     y = 0
     z = angle
     for i in range(0, 16): # 16 iterations (16 stages)
          if z <= 0:
                d = -1
           else:
                d = 1
          \label{eq:next_problem} \begin{split} \text{nextx} &= \text{x} - \text{shift\_right\_arith}((\text{y * d}), \text{ i}) \\ \text{nexty} &= \text{y} + \text{shift\_right\_arith}((\text{x * d}), \text{ i}) \end{split}
          x = nextx
          y = nexty
           z = z - (d * atan_table[i])
     return x
# generating test stimulus
x = []
y = []
for index in range(0, 98304, 128):
     x.append(index)
     y.append(cordic_iteration(index))
plt.plot(x, y)
plt.show()
```

