


# 8-BIT SHIFT REGISTER WITH OUTPUT LATCHES (3-STATE)

PRELIMINARY DATA

- **LOW POWER DISSIPATION**  
 $I_{CC} = 4 \mu A$  (MAX.) AT  $T_A = 25^\circ C$
- **HIGH NOISE IMMUNITY**  
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (MIN.)
- **OUTPUT DRIVE CAPABILITY**  
 15 LSTTL LOADS FOR QA to QH  
 10 LSTTL LOADS FOR QH'
- **SYMMETRICAL OUTPUT IMPEDANCE**  
 $|I_{OH}| = I_{OL} = 6mA$  MIN. FOR QA to QH  
 4mA Min. FOR QH'
- **BALANCED PROPAGATION DELAYS**  
 $t_{PLH} = t_{PHL}$
- **WIDE OPERATING VOLTAGE RANGE**  
 $V_{CC}$  (OPR) = 2V to 6V
- **PIN AND FUNCTION COMPATIBLE**  
 WITH 54/74LS595



**B1N** Plastic Package      **F1** Ceramic Package      **C1** Chip Carrier

## ORDERING NUMBERS:


M54HC595 F1	M74HC595 F1
M74HC595 B1N	M74HC595 C1

## DESCRIPTION


The M54/74HC595 is a high speed CMOS 8-BIT SHIFT REGISTERS/OUTPUT LATCHES (3-STATE) fabricated in silicon gate C<sup>2</sup>MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has 8 3-STATE outputs. Separate clocks are provided for both the shift register and the storage register.

The shift register has a direct-overriding clear, serial input, and serial output (standard) pins for cascading. Both the shift register and storage register use positive-edge triggered clocks. If both clocks are connected together, the shift register state will always be one clock pulse ahead of the storage register. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

## PIN CONNECTIONS (top view)








S-7086/1



S-7087/1


NC =  
No Internal  
Connection

## TRUTH TABLE


INPUTS					FUNCTION
SI	SCK	$\overline{\text{SCLR}}$	RCK	$\overline{\text{G}}$	
X	X	X	X	H	QA THRU QH OUTPUTS DISABLE
X	X	X	X	L	QA THRU QH OUTPUTS ENABLE
X	X	L	X	X	SHIFT REGISTER IS CLEARED
L		H	X	X	FIRST STAGE OF S.R. BECOMES "L". OTHER STAGES STORE THE DATA OF PREVIOUS STAGE, RESPECTIVELY
H		H	X	X	FIRST STAGE OF S.R. BECAME "H". OTHER STAGE STORE THE DATA OF PREVIOUS STAGE, RESPECTIVELY
X		H	X	X	STATE OF S.R. IS NOT CHANGED
X	X	X		X	S.R. DATA IS STORED INTO SOTRAGE REGISTER
X	X	X		X	STORAGE REGISTER STATE IS NOT CHANGED

X: DON'T CARE


## BLOCK DIAGRAM



## LOGIC DIAGRAM



## TIMING CHART

(NOTE)  : HIGH IMPEDANCE

S-10072

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	− 0.5 to 7	V
V <sub>I</sub>	DC Input Voltage	− 0.5 to V <sub>CC</sub> + 0.5	V
V <sub>O</sub>	DC Output Voltage	− 0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	DC Input Diode Current	± 20	mA
I <sub>OK</sub>	DC Output Diode Current	± 20	mA
I <sub>O</sub>	DC Output Current Per Pin QA-QH	± 35	mA
I <sub>O</sub>	DC Output Current Per Pin QH'	± 25	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	± 70	mA
P <sub>D</sub>	Power Dissipation	500 (*)	mW
T <sub>stg</sub>	Storage Temperature	− 65 to 150	°C
T <sub>L</sub>	Lead Temperature 10 sec	300	°C


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(\*) 500 mW: ≅65°C derate to 300 mW by 10 mW/°C: 65°C to 85°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	2 to 6	V
V <sub>I</sub>	Input Voltage	0 to V <sub>CC</sub>	V
V <sub>O</sub>	Output Voltage	0 to V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature 74HC Series 54HC Series	− 40 to 85 − 55 to 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	V <sub>CC</sub> { 2 V    0 to 1000 4.5V    0 to 500 6 V    0 to 400	ns

INPUT AND OUTPUT EQUIVALENT CIRCUIT



## DC SPECIFICATIONS

Symbol	Parameter	$V_{CC}$	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			$-40$ to $85^\circ\text{C}$ 74HC		$-55$ to $125^\circ\text{C}$ 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
$V_{IH}$	High Level Input Voltage	2.0 4.5 6.0		1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V
$V_{IL}$	Low Level Input Voltage	2.0 4.5 6.0		— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V
$V_{OH}$	High Level Output Voltage QA-QH	2.0	$V_{IN}$ $I_{OH}$	1.9	2.0	—	1.9	—	1.9	—	V
		4.5	$V_{IH}$ or $V_{IL}$ $-20\ \mu\text{A}$	4.4	4.5	—	4.4	—	4.4	—	
		6.0		5.9	6.0	—	5.9	—	5.9	—	
		4.5 6.0	$-6.0\ \text{mA}$ $-7.8\ \text{mA}$	4.18 5.68	4.31 5.8	— —	4.13 5.63	— —	4.10 5.60	— —	
$V_{OL}$	Low Level Output Voltage QA-QH	2.0	$V_{IN}$ $I_{OH}$	—	0	0.1	—	0.1	—	0.1	V
		4.5	$V_{IH}$ or $V_{IL}$ $20\ \mu\text{A}$	—	0	0.1	—	0.1	—	0.1	
		6.0		—	0	0.1	—	0.1	—	0.1	
		4.5 6.0	$6.0\ \text{mA}$ $7.8\ \text{mA}$	— —	0.17 0.18	0.26 0.26	— —	0.33 0.33	— —	0.40 0.40	
$V_{OH}$	High Level Output Voltage QH'	2.0	$V_{IN}$ $I_{OH}$	1.9	2.0	—	1.9	—	1.9	—	V
		4.5	$V_{IH}$ or $V_{IL}$ $-20\ \mu\text{A}$	4.4	4.5	—	4.4	—	4.4	—	
		6.0		5.9	6.0	—	5.9	—	5.9	—	
		4.5 6.0	$-4.0\ \text{mA}$ $-5.2\ \text{mA}$	4.18 5.68	4.31 5.8	— —	4.13 5.63	— —	4.10 5.60	— —	
$V_{OL}$	Low Level Output Voltage QH'	2.0	$V_{IN}$ $I_{OH}$	—	0	0.1	—	0.1	—	0.1	V
		4.5	$V_{IH}$ or $V_{IL}$ $20\ \mu\text{A}$	—	0	0.1	—	0.1	—	0.1	
		6.0		—	0	0.1	—	0.1	—	0.1	
		4.5 6.0	$4.0\ \text{mA}$ $5.2\ \text{mA}$	— —	0.17 0.18	0.26 0.26	— —	0.33 0.33	— —	0.40 0.40	
$I_{IN}$	Input Leakage Current	6.0	$V_{IN} = V_{CC}$ or GND	—	—	$\pm 0.1$	—	$\pm 1$	—	$\pm 1$	$\mu\text{A}$
$I_{OZ}$	3-State Output Off state Current	6.0	$V_I = V_{IH}$ or $V_{IL}$ $V_O = V_{CC}$ or GND	—	—	$\pm 0.5$	—	$\pm 0.5$	—	$\pm 10$	
$I_{CC}$	Quiescent Supply Current	6.0	$V_{IN} = V_{CC}$ or GND	—	—	4	—	40	—	80	

AC ELECTRICAL CHARACTERISTICS ( $C_L = 50\text{pF}$ , Input  $t_r = t_f = 6\text{ns}$ )


Symbol	Parameter	$V_{CC}$	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			$-40\text{ to }85^\circ\text{C}$ 74HC		$-55\text{ to }125^\circ\text{C}$ 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
$t_{TLH}$ $t_{THL}$	Output Transition Time (QA-QH) PARALLEL	2.0 4.5 6.0		— — —	25 7 6	60 12 10	— — —	75 15 13	— — —	90 18 15	ns
$t_{TLH}$ $t_{THL}$	Output Transition Time (QH') SERIAL	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (SCK-QH')	2.0 4.5 6.0		— — —	80 20 17	160 32 27	— — —	200 40 34	— — —	240 40 41	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (RCK-QH)	2.0 4.5 6.0		— — —	88 22 19	175 35 30	— — —	220 44 37	— — —	265 53 45	ns
$t_{PHL}$	Propagation Delay Time (SCLR-QH')	2.0 4.5 6.0		— — —	88 22 19	175 35 30	— — —	220 44 37	— — —	265 53 45	ns
$f_{MAX}$	Maximum Clock Frequency	2.0 4.5 6.0		6 30 35	12 50 59	— — —	5 25 28	— — —	4 20 24	— — —	MHz
$t_{W(H)}$ $t_{W(L)}$	Minimum Pulse Width (SCK, RCK)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
$t_{W(L)}$	Minimum Pulse Width (SCLR)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
$t_s$	Minimum Set-up Time (SI-SCK)	2.0 4.5 6.0		— — —	20 5 4	50 10 9	— — —	65 13 11	— — —	75 15 13	ns
$t_s$	Minimum Set-up Time (SCK-RCK)	2.0 4.5 6.0		— — —	30 8 7	75 15 13	— — —	95 19 16	— — —	110 22 19	ns
$t_s$	Minimum Set-up Time (SCLR-RCK)	2.0 4.5 6.0		— — —	44 11 9	100 20 17	— — —	125 25 21	— — —	150 30 26	ns
$t_h$	Minimum Hold Time	2.0 4.5 6.0		— — —	— — —	0 0 0	— — —	0 0 0	— — —	0 0 0	ns
$t_{REM}$	Minimum Clear Removal Time	2.0 4.5 6.0		— — —	10 2 2	50 10 9	— — —	65 13 11	— — —	75 15 13	ns

AC ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	V <sub>CC</sub>	Test Condition	T <sub>A</sub> = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t <sub>PZL</sub> t <sub>PZH</sub>	3-State Output Enable Time	2.0 4.5 6.0	R <sub>L</sub> = 1kΩ	—	68 17 14	135 27 23	—	170 34 29	—	205 41 35	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	3-State Output Disable Time	2.0 4.5 6.0	R <sub>L</sub> = 1kΩ	—	64 21 18	150 30 26	—	190 38 33	—	225 45 38	ns
C <sub>IN</sub>	Input Capacitance			—	5	10	—	10	—	10	pF
C <sub>OUT</sub>	Output Capacitance			—	10	—	—	—	—	—	pF
C <sub>PD</sub> (*)	Power Dissipation Capacitance			—	254	—	—	—	—	—	pF


Note (\*) C<sub>PD</sub> is defined as the value of IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit)  
Average operating current is: I<sub>CC(opr.)</sub> = C<sub>PD</sub>•V<sub>CC</sub>•f<sub>IN</sub> + I<sub>CC</sub>

SWITCHING CHARACTERISTICS TEST WAVEFORM




## SWITCHING CHARACTERISTICS TEST WAVEFORM


WAVEFORM 3




WAVEFORM 4



WAVEFORM 5



WAVEFORM 6

TEST CIRCUIT  $I_{CC}$  (Opr.)