

Binary Counting

Decimal	Binary	Decimal	Binary
0	0	8	1000
1	1	9	1001
2	10	10	1010
3	11	11	1011
4	100	12	1100
5	101	13	1101
6	110	14	1110
7	111	15	1111

Binary Addition:

- $1+1 = (2)_{10} = (10)_2 \Rightarrow$ write 0, carry over 1 to the next significant bit.

• machines use binary:

$$\begin{array}{r} 2.5V = \text{off} \quad 0 \\ 72.5V = \text{on} \quad 1 \end{array}$$

LSB

Converting Between Bases

$$1) (7392)_{10} \rightarrow (?)_2$$

$$\text{MSB} \quad \begin{array}{r} 2^0 \quad 2^1 \quad 2^2 \quad 2^3 \quad 2^4 \quad 2^5 \quad 2^6 \quad 2^7 \\ (1 \ 001110000000)_2 \end{array} +$$

$$7392/2 \quad 3696 \quad 0 \quad a_0=0$$

$$4096 + 2048 + 256 + 128 + 64$$

$$3696/2 \quad 1848 \quad 0 \quad a_1=0$$

$$4096 + 2048 + 256 + 128 + 64$$

$$1848/2 \quad 924 \quad 0 \quad a_2=0$$

$$4096 + 2048 + 256 + 128 + 64$$

$$924/2 \quad 462 \quad 0 \quad a_3=0$$

$$4096 + 2048 + 256 + 128 + 64$$

$$462/2 \quad 231 \quad 1 \quad a_4=1$$

$$4096 + 2048 + 256 + 128 + 64$$

$$231/2 \quad 115 \quad 1 \quad a_5=1$$

$$4096 + 2048 + 256 + 128 + 64$$

$$115/2 \quad 57 \quad 1 \quad a_6=1$$

$$4096 + 2048 + 256 + 128 + 64$$

$$57/2 \quad 28 \quad 1 \quad a_7=1$$

$$4096 + 2048 + 256 + 128 + 64$$

$$28/2 \quad 14 \quad 0 \quad a_8=0$$

$$4096 + 2048 + 256 + 128 + 64$$

$$14/2 \quad 7 \quad 0 \quad a_9=0$$

$$4096 + 2048 + 256 + 128 + 64$$

$$7/2 \quad 3 \quad 1 \quad a_{10}=1$$

$$4096 + 2048 + 256 + 128 + 64$$

$$3/2 \quad 1 \quad 1 \quad a_{11}=1$$

$$4096 + 2048 + 256 + 128 + 64$$

$$1/2 \quad 0 \quad 1 \quad a_{12}=1$$

$$4096 + 2048 + 256 + 128 + 64$$

$$(1\ C\ E\ 0)_{16}$$

$$= (1110011100000)_2$$

312

1

1

a₁₁=1

a₁₂=1

e.g. 2) $(H)_{10} \rightarrow (?)_2$

$$k_{1/2} = \frac{1}{20} + q_0 = 1$$

$$2012 = 10 \quad 0 \quad a_1 = 0$$

$$10|_2 = 5 \quad \text{or} \quad \alpha_2 = 0$$

$$5|2 = \quad 2 \quad \quad 1 \quad \overset{1}{a_3} = 1$$

$$212 = 1 \quad 0 \quad \overline{a_4} = 0$$

$$1/2 = 0 \quad 1 \quad a_5 = 1$$

$$112 = 0 + 1 \cdot 95 - 1$$

$$(1.01001)_2.$$

32+8+1 4.

$$\begin{array}{r} 16 \\ \times 9 \\ \hline 144 \end{array}$$

e.g. 3) ~~101~~¹⁰¹¹⁰¹¹₂

$$1 + \underbrace{2 + 8 + 16}_{10} + 32 + \underbrace{128 + 256}_{160}$$

$$\begin{array}{r} 256 \\ \times 187 \\ \hline 443 \end{array}$$

8 4 6 3 4 3 2 1 0 1 2 3 4 5 6 7 9
 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 .
 2 1 1 0 1 1 0 0 0 1 , 1 1 0 1 1 1 0 0 1

• decimal fractions to binary:

$$(0.38)_{10} \rightarrow ?_2$$

$$0.38 \times 2 = 0.76$$

$$0.76 \times 2 \quad | \quad 0.52 \quad \stackrel{a=2}{\sim}$$

e.g., H) (0.124)₁₀ → binary.

$$0.12410^{\rightarrow \infty} = 0.248 \quad a_{-1} = 0.$$

0.2Hg x 2

* binary to octal conversion → collect 3 bits at a time,
write their octal equivalent.

- * binary to hexadecimal \rightarrow collect 4 bits at a time, write their hexadecimal equivalents.

* octal to binary → write each octal bit as its equivalent 3 binary bits.

$$\text{e.g.) } (127)_8 \rightarrow (?)_2. \quad (1010111)_2.$$

~~2111~~

e.g.) Binary Subtraction

$$\text{e.g.) } \begin{array}{r} 10101 \\ - 100111 \\ \hline 000110 \end{array} \begin{matrix} \text{Minuend} \\ \text{Subtrahend} \end{matrix}$$

$$\text{e.g.) } \begin{array}{r} 1011 \\ - 01 \\ \hline 11 \end{array}$$

$$\text{HWQ) } \begin{array}{r} 1011 \\ \times 101 \\ \hline \end{array}$$

$$\text{e.g.) } \begin{array}{r} 101 \\ + 010 \\ \hline 111 \\ - 100 \\ \hline 1 \end{array}$$

$$\text{e.g.) } (10100111)_2 = (?)_{10} \\ 1+2+4+8+128 = (167)_{10}.$$

$$\text{e.g.) } (145)_{10} = (?)_2 \quad \begin{matrix} a_0=1 \\ a_1=0 \end{matrix} \quad (10010001)_2$$

$$\begin{array}{r} 145/2 & 72 & 1 \\ 72/2 & 36 & 0 \end{array}$$

$$36/2 \quad 18 \quad 0$$

$$18/2 \quad 9 \quad 0$$

$$9/2 \quad 4 \quad 1$$

$$4/2 \quad 2 \quad 0$$

$$2/2 \quad 1 \quad 0$$

$$1/2 \quad 0 \quad 1$$

Octal Counting System

- 1 octal bit = 3 binary bits.
- Hexadecimal system
↳ 1 hexadecimal bit = 4 binary bits.

e.g.) $(\underline{6} \underline{7} \underline{3})_8 \rightarrow (\underline{\underline{?}} \underline{\underline{?}})_2$.

$\begin{array}{r} 111 \\ 110 \end{array}$

$(110111011)_2 //$

e.g.) $(\underline{0} \underline{0} \underline{1} \underline{1} \underline{0} \underline{0} \underline{0} \underline{0} \underline{1} \underline{1} \underline{0})_2 \rightarrow (?)_8$.

$(1406)_8$

$8+4+2+0$

$$\begin{array}{lll} A=10 & B=11 & C=12 \\ D=13 & E=14 & F=16 \end{array}$$

e.g.) $(CAF\underline{E})_{16} \rightarrow (1010\underline{1110}1110)_2$.

1010

e.g.) ②

- machines communicate in binary.
hard for humans to use binary all the time
(cumbersome).

Signed Numbers

- a bit is left out to designate a sign to a number.
 $0 = +ve \text{ sign}$ } e.g. check signed bit before adding.
 $1 = -ve \text{ sign.}$

- ~~Two~~ methods to do this:
 signed bit: ~~Formulas~~
 Complement ~~radix r's.~~ $\rightarrow r^n - N$
 diminished radix $(r-1)'s$ $\rightarrow r^n - N - 1$

* $n = \text{no. of dig. in}$
 $\text{the number given (N)}$

Base	Radix	Diminished Radix
r	r	$r-1$
10	10's	9's
2	2's	1's

e.g.) $N = (546700)_10$

find 10's complement.

$r=10, n=6$

10's C: $(10^6 - 546,700)_10 \rightarrow (453,300)$

9's C: $(10^6 - 546,700)_{11} \rightarrow (453,299)$

e.g.) $(0.12398)_{10}$, $r=10, n=6$

10's C: $10^6 - 12398 = 987602$.

9's C: $10^6 - 12399 = 987601$

1's C: 000111

e.g.) $N = (10.11000)_2$.

$r=2, n=7$

2's C: $2^7 - 1011000 =$

$\begin{array}{r} 1111000 \\ 1011000 \\ \hline 0101000 \end{array}$

convert
to binary
and subtract

preceding 0's are significant !!.

$\cdot 2^x$:

2^{201} :

$$\begin{array}{r} \underline{1.0000000} \\ \uparrow \\ x \end{array} \quad 3210$$

$$\begin{array}{r} \underline{\underline{11111}} \\ T \\ (x-1). \end{array}$$

e.g.) $N = 0101101$

$n=7 \quad r=2$

$2^b C: 2^7 - 0101101.$

$\begin{array}{r} \cancel{1} \cancel{0} \cancel{0} \cancel{0} \cancel{0} \cancel{0} \cancel{0} \\ - 0101101 \end{array}$

$\boxed{(1010011)_2}$

18 C: $(1010010)_2$

- * For binary numbers: 18 complement is obtained by replacing 0 with 1 and 1 with 0's
- * Diminished radix is obtained by subtracting each bit from $(r-1)$.

e.g.) $N = 246,700$
 $r=10 \quad n=6.$

$10^b C: 10^6 - 246,700 = 753,300.$

98C: 753,299 e.g.)

e.g.) $N = 1101100^b$

18 C: 0010011

2^bC: 0010100

- If we want to subtract a number, we usually find the 2's complement of.

$$\text{Q.W.) } \begin{array}{r} 12532 \\ - 3250 \\ \hline 69282 \end{array}$$

~~it's 10'sc~~

can change sub to add.
ALWAYS append a 0

(2's complement of 160)

$$\begin{array}{r} 72532 \\ + 16750 \\ \hline 732070 \end{array}$$

~~no carry~~
~~∴ take 10'sc of ans~~

$$\begin{array}{r} 267930 \\ + 16750 \\ \hline 43520 \end{array}$$

$r'8c = r^n - N$

e.g.) $\begin{array}{r} 00101010 \\ + 1010101 \\ \hline 0111110 \end{array}$ 2's complement.

for designing computers
it is simpler to do all the operations through addition.

↳ ∵ subtraction = adding of negative.

$$\begin{array}{r} 1101010 \\ + 1010101 \\ \hline 0111111 \end{array}$$

H.S.B
↓ signed bit → 0 => true

- ① for 2's complement ignore this digit.
(carry from addition).
- ② if no carry, take complement of answer. ($r'8c$).
and put (-) sign

We need to find $M - N$
↳ convert to two's complement
 $\Rightarrow N^c = 2^n - N$

↳ add the two's complement.

$$\begin{aligned} M + (2^n - N) &= (M - N) + 2^n. \\ &= 2^n - (N - M). \end{aligned}$$

① \$12 \$132 ① append a 0 always.
cannot leave a bit unassigned.

$$\begin{array}{r} - \textcircled{0} 3250 \\ \hline 69282 \\ 96749 \end{array}$$

② take its 10's C: 96750. and do
addition instead
③

$$\begin{array}{r} 72532 \\ + 96750 \\ \hline 169282 \end{array}$$

warry over from addition ∴ ignore
 $\Rightarrow 69,282$ is the ans 11.

Q) $X = 1010100$
 $Y = 1000011$

$$\begin{array}{r} 0101011 \\ + \quad 111 \\ \hline 0101100 \end{array}$$

i) $X - Y$.

find 1'sc by $\overset{0\leftarrow 1}{1\leftarrow 0}$.
 Then +1 to find 2'sc
 for binary.

2's complement of $Y = 1000011$

$$\Rightarrow \begin{array}{r} 1010100 \\ 0111101 \\ + \quad 111 \\ \hline 0010001 \end{array}$$

carry

\therefore ignore : $X - Y = 0010001$

$$(\rightarrow 0010001 // = Y - X)$$

ii) $Y - X$:

$$\begin{array}{r} 1000011 \\ + 0101100 \\ \hline 1101111 \end{array}$$

no carry.

take,
2'sc and put (-)

using 1's complement to do subtraction:

Q) $X = 1010100$

$Y = 0111100$

i) $X - Y$ using 1'sc.

$$Y: 1'sc \equiv \begin{array}{r} 1010100 \\ 1000011 \\ + \quad 111 \\ \hline 0010111 \\ \quad 001 \quad 000 \end{array}$$

"ans in 1'sc"

carry over \Rightarrow in 1'sc method, add the
 carry to the final ans.

$$= 0011000 //$$

ii) $Y - X$ using 1'sc.

$$\begin{array}{r} 0111100 \\ + 0101011 \\ \hline 1100111 \end{array}$$

no carry \therefore take 1'sc of
 this and put (-) sign.

$$\rightarrow \boxed{(-)0011000}$$

Q. add -6 and -13 in binary.

$$\begin{array}{l} \text{6 in binary: } 110 \rightarrow (-6) \text{ in binary } 1110 \\ \text{13 in binary } 1101 \quad (-13) \text{ in binary } 11101 \end{array}$$

Binary Coded Decimal (BCD)

170

7.2 5.3 2 \Rightarrow 20 bits to represent in BCD

$$\begin{array}{r} 4 \ 5 \\ \hline a \\ \end{array} \rightarrow \begin{array}{l} 01\ 00 \\ 01\ 01 \\ \hline 10\ 01 \end{array} \checkmark$$

$$\begin{array}{r}
 + \begin{array}{r} 4 \\ 8 \end{array} \rightarrow \begin{array}{r} 0100 \\ 1000 \\ \hline 1100 \end{array} \rightarrow 12 \text{ but not BCD.} \\
 \begin{array}{l} \text{convert BCD add } (110) \text{ (6).} \\ \hline 10010 \quad \therefore \quad \begin{array}{r} 0001 \\ 0010 \\ \hline 1 \quad 2 \end{array} \text{ in BCD.} \end{array}
 \end{array}$$

$$\begin{array}{r}
 + 8 \\
 + 9 \\
 \hline
 17
 \end{array}
 \rightarrow
 \begin{array}{r}
 1000 \\
 + 1001 \\
 \hline
 10001
 \end{array}
 \rightarrow
 \begin{array}{l}
 17 \text{ in binary} \\
 + 110 \text{ to BCD}
 \end{array}$$

$$\begin{array}{r}
 10001 \\
 + 0111 \\
 \hline
 10111
 \end{array}
 \quad
 \begin{array}{r}
 0001 \\
 + 0111 \\
 \hline
 1110
 \end{array}
 \quad
 17 \text{ in BCD}$$

Q) $A = 1110, B = 0110 \rightarrow$ numbers are signed & represent action.

i) $B - A$.

$$\begin{array}{r}
 0001 \\
 + 11 \\
 \hline
 0010
 \end{array}$$

$$\begin{array}{r}
 0111 \\
 + 111 \\
 \hline
 1000
 \end{array}$$

$$\boxed{-1000}$$

$$\begin{array}{r}
 0110 \\
 + 0110 \text{ (2's C).} \\
 \hline
 1000
 \end{array}$$

\rightarrow no carry, \therefore take 2's C of this and put a (-).

ii) $0110 \quad (-1000)$

$$\begin{array}{r}
 0001 \quad 18^C \\
 + 0111 \\
 \hline
 0111
 \end{array}$$

\rightarrow no carry : take 1's C (and add a (-) sign).

Q) BCD of $9+9$

$$\begin{array}{r}
 9 \rightarrow 1001 \\
 + 9 \rightarrow 1001 \\
 \hline
 18
 \end{array}
 \quad
 \begin{array}{r}
 \text{add } 6 \ 110 \\
 + 110 \\
 \hline
 11000
 \end{array}
 \quad
 \begin{array}{r}
 \therefore 18 = 0001 \ 1000 \\
 \hline
 //
 \end{array}$$

Q) $A = 1110 \rightarrow$ Signed magnitude.

$B = 0110$

$$\therefore A = -0110$$

$$B = 0110$$

take
2's c. of A.

$$\cancel{B-A} = \cancel{0110}$$

 ~~$\begin{array}{r} 0110 \\ + 1010 \\ \hline 00 \end{array}$~~

$$\downarrow \text{becomes } -A = 1010$$

* complement of the complement is the number itself.

$$B-A = B+A^c$$

$$A = 1110, A^c = \frac{0001}{\overline{1010}} = 0010.$$

IMPORTANT

$$\begin{array}{r} 0110 \\ + 1010 \\ \hline 000 \end{array}$$

$$A = -0110.$$

$$0110 - (-0110).$$

$$\text{let } C = -0110.$$

$$B-C = B+C^c.$$

$$C^c = \frac{-1001}{\overline{1010}}$$

$$\therefore 0110$$

$$- 1010$$



$$\begin{array}{r} 0101 \\ \overline{0110} \end{array}$$

of the form $X-Y$.

$$0110$$

$$\begin{array}{r} 0110 \\ + 1100 \\ \hline 1100 \end{array}$$

Gray Code

- only 1 bit changes value from going from one number to the next.
- reduces errors.

Binary to Gray Code

$$B: \begin{array}{cccc} & 1 & 0 & 0 \\ \downarrow & \oplus & \oplus & \oplus \\ G: & 1 & 1 & 0 \end{array}$$

$$\begin{aligned} B &= B_3 \ B_2 \ B_1 \ B_0 \\ G &= G_3 \ G_2 \ G_1 \ G_0 \end{aligned}$$

Keep MSB as it is.

$$G_3 = B_3$$

$$G_2 = B_3 \oplus B_2$$

$$G_1 = B_2 \oplus B_1$$

$$G_0 = B_1 \oplus B_0$$

Gray Code to Binary

$$G: \begin{array}{cccc} 1 & 1 & 0 & 1 \\ \downarrow & \oplus & \oplus & \oplus \\ B: & 1 & 0 & 0 & 1 \end{array}$$

$$\begin{aligned} G &= G_3 \ G_2 \ G_1 \ G_0 \\ B &= B_3 \ B_2 \ B_1 \ B_0 \end{aligned}$$

Keep MSB as it is.

$$B_3 = G_3$$

$$B_2 = B_3 \oplus G_2$$

$$B_1 = B_2 \oplus G_1$$

$$B_0 = B_1 \oplus G_0$$

• 2 bit gray code:

— — → possible bits are 0/1 write them like this
0 0 0 1
0 1 1 0
| | | |
| | | |
1 0 0 1
1) 2) 3)
1) 2) 3)
Keep a mirror and reflect
above mirror 2nd bit 0's
below mirror 2nd bit 1's

0: 0	0	0	0
1: 0	0	0	1
2: 0	0	1	1
3: 0	0	1	0
4: 0	1	1	0
5: 0	1	1	1
6: 0	1	0	1
7: 0	1	0	0
8: 1	1	0	0
9: 1	1	0	1
10: 1	1	1	1
11: 1	1	1	0
12: 1	0	1	0
13: 1	0	1	1
14: 1	0	0	1
15: 1	0	0	0

for 3 bit

like so.

first 16 decimals (0 - 15)

in gray code.

• for 4 bit numbers Other Decimal Codes

$$\rightarrow \begin{array}{cccc} - & - & - & - \\ 2^3 & 2^2 & 2^1 & 2^0 \end{array}$$

8 4 2 1 → weights ∴ EBCI code

→ alternatively:

$$\begin{array}{cccc} - & - & - & - \\ 2 & 4 & 2 & 1 \end{array} \text{ code. }) \quad \begin{array}{cccc} - & - & - & - \\ 8 & 4 & 2 & 1 \end{array} \text{ code}$$

* kind of encrypting the signal by creating all these different codes.

Excess 3 code

→ whatever number we get, add 3 to it.

* in some of these codes, a ~~wrong~~ number may not have a unique way of representing it.

ASCII code

American Standard Code for Information Interface.

$$\underline{b_7} \underline{b_6} \underline{b_5} \underline{b_4} \underline{b_3} \underline{b_2} \underline{b_1} \underline{b_0}$$

• How do we know if the signal was received as intended or not?

↳ Error Detecting Codes

← even t.

← Transmit 'A' in ASCII: ~~10000000~~ ^{pairing} 10000001

Input: Is class open	Is student present	Lecture will happen?
0	0	0
0	1	0
1	0	0
1	1	1


just multiply
if works

And representation of two events $x \cdot y = \wedge$

NOT of x is \bar{x} (negation \rightarrow)

OR representation of two events $(x+y) = \vee$

just add, it works



we can

Q) $x:$ $\begin{array}{c} 0 \\ \boxed{1} \\ 1 \\ 0 \\ 0 \end{array}$

$y:$ $\begin{array}{c} 0 \\ 0 \\ \boxed{1} \\ 1 \\ 0 \end{array}$

$x \cdot y:$ $\begin{array}{c} 0 \\ 0 \\ \boxed{1} \\ 0 \\ 0 \end{array}$

$x + y:$ $\begin{array}{c} 0 \\ \boxed{1} \\ 1 \\ 1 \\ 0 \end{array}$

$\bar{x}:$ $\begin{array}{c} 1 \\ \boxed{0} \\ 0 \\ 1 \\ 1 \end{array}$

Chapter 2: Boolean Algebra and Logic Gates

Postulates of Boolean Algebra.

① Closure: A set S is a closed set wrt a binary operator if for every pair of elements of S , the binary operator specifies a rule for obtaining a unique element of S .

e.g. Set of \mathbb{N} is closed wrt ' $+$ ' operation.

if any $a+b$ then $\exists c \in \mathbb{N}$ s.t. $c = a+b$
i.e. c lies in \mathbb{N} only.

* arithmetic:

② Associative law.

$$x * (y * z) = (x * y) * z \quad \begin{array}{l} \text{A } + \text{ (B+C)} \\ \text{+ is distributive} \\ \text{over } * \\ \text{not other way.} \end{array}$$

③ Commutative law:

$$x * y = y * x.$$

* in boolean algebra,
any two operators
can distribute over
each other,

④ Identity element:

A set S has an identity element wrt a binary operation *

on S if $\exists e \in S$ st-

$$\forall x \in S, x * e = e * x = x.$$

⑤ Inverse:

A set S having an identity element, has an inverse whenever. $\forall x \in S, \exists y \in S$ st

$$x * y = e.$$

) if confused,

$A + (B \cdot C)$ convert to

$A \vee (B \wedge C)$ proposition

⑥ Distributive law:

* is distributive over . whenever;

$$x * (y \cdot z) = (x * y) \cdot (x * z).$$

• What is a postulate?

↳ statements you make which you experiment and find out.

e.g. atm pressure acts over us.

(+, ·) only; -, ÷ can be phrased as (+, ·)

Postulates of Boolean Algebra

1) Structure is closed.

2) a) 0 is identity element wrt +

b) 1 is identity element wrt ·.

3) commutative,

4) both operators (+, ·) are distributive over each other.

5) $\forall x \in B, \exists x' \in B$ s.t. $x+x'=1$ (inverse)

6) $\exists (x,y) \in B$ s.t. $x \neq y$.

↳ (there are only 2 elements in the boolean set $A\{1, 0\}$).

$$\text{HW: } x \cdot y \leq y+z \quad x \cdot (y+z) = xy + xz \quad (xy + xz) = x(y+z)$$

Duality Principle

- if we have a function and we want its dual function:

$$x \rightarrow x'$$

$$1 \cdot 1' \rightarrow 1 + 1'$$

$$1 + 1' \rightarrow 1 \cdot 1'$$

A dual expression and the original expression return the same truth value (logically equivalent).

e.g.) $x + 0 = x$

$(x + 0 = x)' \Rightarrow$ deoal expression.

$$x' \cdot 1 = x'$$

e.g.) $x \cdot x' = 0$

$$(x \cdot x')' = x' \cdot x = 0.$$

Q) $(x'y'z' + x'y'z = F)'$

$$(x+y+z) \cdot (x+y+z') = T.$$

- used in proving, simplifying etc. before circuiting.

- how do we design circuits for boolean expressions.

Theorems of Boolean Algebra

Theorem 1) $x+x=x$

Proof:

$$x = x \cdot 1$$

$$\text{LHS: } x \cdot 1 + x \cdot 1 = (x+x) \cdot 1$$

$$\text{use } 1 = x+x'$$

$$(x+x) \cdot (x+x')$$

$$x + x \cdot x' = x + 0 = \text{RHS}$$

Theorem 2) $x+1=1$

~~$$x' \cdot 0 = 0$$~~

~~$$(x' \cdot 0 = 0) \Rightarrow x' + 1 = 1 //$$~~

$$(x+1) = (x+1) \cdot 1$$


$$(x+1) \cdot (x+x')$$

$$x + x' \cdot 1$$

$$x + x' = 1$$

Functions


- $F = x'y'z + x'yz + xy'$
Use logic gates, x, y, z inputs.



XOR		$x \oplus y$
x	y	
1	0	1
0	1	1
0	0	0
1	1	0

$x \rightarrow \bullet \rightarrow \Delta \rightarrow \bullet \rightarrow$ take nodes and use,
 $y \rightarrow \bullet \rightarrow \Delta \rightarrow \bullet \rightarrow$ do not repeat x, y, z
 $z \rightarrow \bullet \rightarrow$ inputs twice.

$$\begin{aligned}
 F &= x'z(y' + y) + xy' \\
 F &= x'z + xy' \quad (\text{simplified} : y + y' = 1)
 \end{aligned}$$



\rightarrow circuits of reduced expressions are the best.
 They are cheaper to make and consume lesser power.

$$Ex. 2.1) ii) x + \bar{x}y = F$$

$$F' = x' \cdot (\bar{x}y')$$

$$F' = \bar{x} \cdot x + x'y'$$

$$F' = \bar{x}y'$$

$$F = \bar{x}y.$$

$$\cancel{x + \bar{x}y}$$

$$\cancel{\bar{x}x + \bar{x}y}$$

$$\cancel{x(y+y')} + \bar{x}y$$

$$\cancel{xy + (\bar{x}y' + \bar{x}y)}$$

$$\cancel{y(\bar{x}+x')} + \bar{x}y$$

iv) $\bar{y} + \bar{x}'z + yz = F \Rightarrow F' = (\bar{x} + y') \cdot (\bar{z} + z') \cdot (\bar{y} + y) \times$
 $y(\bar{x} + z) + \bar{x}'z = F$

$$F = \bar{y} + \bar{x}'z + yz \cdot (\bar{x} + z')$$

$$F = \bar{y} + \bar{x}'z + \underline{yz} + \bar{x}'yz$$

$$F = \bar{y}(\bar{z} + 1) + \bar{x}'z(y + 1)$$

$$F = \bar{y} + \bar{x}'z$$

→ can either algebraically simplify or use truth tables

x	y	z	F	$x'y'z'$	M ₀
0	0	0	0	$x'y'z'$	M ₀
0	0	1	1	$x'y'z$	M ₁
0	1	0	0	$x'yz'$	M ₂
0	1	1	1	$x'yz$	M ₃
1	0	0	1	$xy'z'$	M ₄
1	0	1	1	$xy'z$	M ₅
1	1	0	0	xyz'	M ₆
1	1	1	0	xyz	M ₇

$$F = \cancel{\bar{x}'y'z} + \cancel{\bar{x}'y} + \cancel{xy'}$$

↓

take those
min values
which output
1 and OR
them together

each term
was M_{terms}:

$$x'y'z = 3 \text{ lit.}$$

$$xy'z = 2 \text{ lit.}$$

→ called min terms $\underbrace{\text{(product)}}_{\text{small m.}}$

→ Minterm M (dual sum of minterms)

Follow a sequence while writing (add 1 each time)

- Can we implement logic gates for binary addition?

Half-Adder :

 XOR.

x	y	Sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Sum is the XOR gate.
Carry is the AND gate.

$\underbrace{x \ y \ z}_{\text{ }} \ \underbrace{\text{Sum} \ \text{carry}}_{\text{ }}$

- $F = x'y'z + xy'z' + xyz \} \rightarrow$ Standard product form
 \rightarrow 9 literals.
 b) F is defined as a function of literals.

$$F = m_1 + m_4 + m_7 \quad (\because x'y'z = m_1)$$

$$\therefore F = \sum (1, 4, 7)$$

$$F_3 = x'y'z' + x'y'z + xyz + xy'z'$$

$$= m_0 + m_2 + m_3 + m_6$$

$$\therefore F_3 = \sum (0, 2, 3, 6) //$$

- $F = x + y'z \rightarrow$ how do we express F in min-terms.

Step 1 ; truth table:

Step 2 ; sum those min values which return 1 for F.

• How do we do this without truth tables?

↳ We need all terms to have all inputs in some form.

$$F = x + y'z$$

$$F = x \cdot (y + y') \cdot (z + z') + y'z(x + x')$$

$$F = x(yz + yz') + y'z + y'z$$

$$F = xyz + xyz' + \underline{xy'z} + \underline{xy'z'} + \underline{xy'z} + \underline{x'y'z}$$

$$F = \cancel{xyz}(z+z')$$

↳ look for repetition and simplify.

$$F = xyz + xyz' + (y'z + xy'z' + x'y'z)$$

Expressing Functions In Minterms

• minterm \rightarrow combo of products of literals

• maxterm \rightarrow combo of sums of literals

• $M_i =$ dual of m_i

$$F = x'y'z + xy'z + xy'z' + xyz$$

$$/ F_2 = F' = (x + y + z) \cdot ($$

F' \rightarrow pick all minterms that are 0

$(F')' \rightarrow$ product of Maxterms giving F as 1

$$\rightarrow F' = M_0 + M_1 + M_2 + M_3 \text{ (taking 0's)}$$

$$(F')' = F = M_0 \cdot M_1 \cdot M_2 \cdot M_3 = \prod(0, 1, 2, 3).$$

• a function expressed in minterms / maxterms is called a canonical form.

Q: What is $F = 001$

Q) $F = xy + x'z$ express in Maxterms.

$$F = \overbrace{xy + x'z}^{\text{}} \quad \overbrace{yz}^{\text{}} = (x+y) \cdot (x+z)$$

$$F = \overbrace{(xy + x')^{\text{}} (xy + z)}^{\text{}}$$

$$= (x'+y)(x'+z) \quad \overbrace{(z+y)}^{\text{}} (z+x)$$

$$= (x'+z)(y+z)(x'+y)$$

$$= (x+z+yy') (y+z+xx') (x'+y+zz')$$

$$= (x+z+y) (x+z+y') (y+z+x) (y+z+x') (x+y+z) (x'+y+z)$$

- $F = M_0 M_2 M_5 M_6 - M_1 M_3 M_6 M_7$.

- How do we design a circuit for this?

- Min/Max terms only have 2 levels of gates (reduced delay time) \rightarrow less delay but large no. of inputs

- Two input variables can be manipulated to form 16 types of functions.

Table 2.7: $F_1 = \text{and}$, $F_2 = x \cdot y'$ (inhibition), $F_3 = x$, $F_4 = x'y$, $F_5 = y$


$F_6 = \text{XOR}$, $F_7 = \text{OR}$, $F_8 = \text{NOR}$, $F_9 = \text{XNOR}$, $F_{10} = y'$, $F_{11} = y' + x$

$F_{12} = \text{, } F_{13} = x' + y \quad x \rightarrow y$, $F_{14} = \text{NAND}$, $F_{15} = 1$, \downarrow implication function

$+ \text{XOR}(x, y) = x'y + xy' \quad (x'y)$ \downarrow $x \rightarrow y$

$+ \text{NOR}(x, y) = x \downarrow y$.

$\text{NAND} \times \text{NOR} = \text{equivalence function} = xy + x'y'$



* strengthens signal, prevents decay

* NOR is NOT associative. * for 3 input gates.

$$x \downarrow (y \downarrow z) \neq (x \downarrow y) \downarrow z.$$

* NAND gate (3 inputs) is not associative!

$$* y \uparrow x \uparrow (y \uparrow z) = ? (y \uparrow y) \uparrow z ? \text{ Check for HW.}$$

* $x+y$ +ve logic 

$x+y'$ -ve (inverted logic) 

* Integration (small scale) \rightarrow putting 2-3 gates together on a bread board.

* VLSI \rightarrow chips, millions of transistors, gates in a small area

* logic families -

TTL \rightarrow Transistor To Transistor Logic.

MOS \rightarrow Metal Oxide Semiconductor, logic.

CMOS \rightarrow complementary MOS.

Q) $(1010110.01011)_2 + 656_{10}.$ 28.

$1010110.01011.0000$ = ans.

+ 10000000.0000

Q) A ~~bag~~^{vault} has 3 locks, each w/ 1 key. Each key is owned by diff. people. Can only insert 2 at a time, and need 2 for it to open.

Chapter 3 : Gate-Level Minimization


- Gate-level minimization is about finding the optimal gate-level implementation for boolean functions.
- complexity of logic gates & complexity of algebraic expr.
- algebraic simplification can be done, however, it is not a set defined procedure as this involves awkward manipulative steps.

Karnaugh Map Methods (3.2)

historical form of truth table.

Two Variable K-Maps

x	y	→ truth table
0	0	
0	1	
1	0	
1	1	



$x \backslash y$	0	1
0	m_0 $x'y'$	m_1 $x'y$
1	m_2 xy'	m_3 xy

* arriving at the minimal expression depends on the ~~map~~ grouping of 1's.

redrawn to give a clearer idea.

- We can mark the squares whose minterms belong to a given function (shade their area) with a 1.

e.g. $F = xy$

$x=0$	$y=0$	$y=1$
m_0	m_1	
m_2	m_3	1

$F = xy$

$x=0$	$y=0$	$y=1$
m_0	m_1	
m_2	m_3	1

* We MUST mark those minterms at which the function is asserted with a 1.

Three Variable K-Map

- eight minterms for 3 variables

∴ K-Map has 8 squares.

* Minterms are not arranged in a binary sequence,
but in a sequence similar to gray code,

				$y' = 1$
				$y = 0$
				$z = 1$
m_0	m_1	m_3	m_2	
m_4	m_5	m_7	m_6	
m_0	m_1	m_3	m_2	
m_4	m_5	m_7	m_6	

$y'z$	00	01	11	10	
0	m_0 $x'y'z'$	m_1 $x'y'z$	m_3 $x'y'z$	m_2 $x'y'z'$	
$x \{$	1	m_4 $xy'z'$	m_5 $xy'z$	m_7 xyz	m_6 xyz'

- There are 4 squares in which each var. = 1, and
4 where each var. = 0.

- any two adjacent squares (\rightarrow diagonally) differ only by one variable - primed in one and unprimed in the other.
 \therefore any two adj. minterms ORed results in a removal of the dissimilar variable.

- e.g. Simplify the boolean $F = \sum(2, 3, 4, 5)$.

$$F(x,y,z) = m_2 + m_3 + m_4 + m_5$$

$y'z$				
0	00	01	11	
$x \{$	1	m_2	m_3	m_4
				m_5
				m_6

$$F = (x'y'z + x'y'z') \rightarrow m_3 + m_2 \\ + (xy'z' + xy'z) \rightarrow m_4 + m_5$$

$$F = x'y(z+z') + xy'(z+z')$$

$$F = x'y + xy' \quad ||.$$

- * two squares in a K-Map may be adjacent even if they do not touch each other, but their minterms differ by only one-variable.

$$F(x_1, y_1, z) = \sum (0, 2, 4, 5, 6)$$

	yz	00	01	11	10
x=0		m_0	m_1	m_3	m_2
x=1		m_4	m_5	m_2	m_6
		1	1	1	1

$$F = (m_0 + m_4) + (m_2 + m_6) + (m_5)$$

$$F = \{ \quad \quad \quad \} \\ z'y'z' + xy'z' + z'yz' + xyz' + m_5.$$

$$F = y'z' + yz' + z'yz' = z' + xy'z'$$

$$\therefore xy'z' = xy'z' + xy'z'$$

We can OR ~~m_5~~ m_5 with an adjacent square that has already been used ones ($x = x + x$).

$$\therefore F = z' + xy'z + xy'z' = z + xy' //.$$

To simplify F
no. of squares to be combined is always 2^n .

- One square in the K-Map represents 3 literal terms.

- Two adjacent squares " represent 2 literal terms.

- Four adjacent squares " represent 1 literal terms.

- Eight adjacent squares " represent a function that always gives 1.

e.g.) $F = A'B'C + A'BC + AB'C + BC$.

↳ 2 literal terms are represented by two adjacent squares in the K-Map.

	A'BC	$\overbrace{A'BC}$	$\overbrace{AB'C}$	\overbrace{BC}
0	m_0	m_1	m_3	m_2
1	m_4	m_5	m_7	m_6

$$m_1 + m_3 = A'C$$

$$m_3 + m_2 = A'B$$

$$m_3 + m_7 = BC$$

$$\therefore F(A, B, C) = \sum (1, 2, 3, 5, 7)$$

$$= A'B'C + A'BC + AB'C + ABC + A'BC'$$

$$= A'C + AC + A'BC' + A'BC$$

$$F = C + A'B //.$$

ORing m_2 with an already used adjacent m_3 square.

Four Variable K-Map

- MAP for boolean functions with four variables (w, x, y, z)
- ROWS, columns numbered in gray code sequence.

wx'yz'		00		01		11		10	
		m_0 $wxyz'$	m_1 $wz'yz'$	m_3	m_2				
		m_4	m_5	m_7	m_6				
		m_{12}	m_{13}	m_{15}	m_{14}				
		m_8	m_9	m_{11}	m_{10}				
w		x		y		z		$wxyz'$	

- if we index 2nd row 2nd column we get 0101 which when interpreted in binary is 5 so m_5 is placed there.

- here the top row squares are adjacent to the bottom row squares. Similar for left column and right column.

• One square represents a term with four literals


Two squares represent the terms with three literals

Four squares 11 with two literals

Eight squares 11 with one literal

Sixteen squares \Leftrightarrow not a function that always gives 1.

$$\text{E.g.) } F(w, x, y, z) = \Sigma(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$$



$$F = w'xy' + w'xy' + wxy' + wxy' + wxyz'$$

~~$$F = w'y' + w'yz + w'yz + wxyz$$~~

~~$$F = y' + w'yz' + wxyz' + w'xyz'$$~~

~~$$F = y' + w'yz' + xyz'$$~~


$$F = y' + [(m_2 + m_6) + (m_0 + m_4)] + [(m_8 + m_4)Hm_2 + m_12]$$

$$F = y' + (w'yz' + w'yz') + (xyz' + xy'z')$$

~~$$F = y' + w'z' + xyz'$$~~


* squares on the right need to be combined with 2 or 4 adj squares... therefore cleverly re-arrange to re-simplify F.

Prime Implicants

- Simplified version - trying not to repeat grouping (redundant) multiple times.
- cover all the 1's at least once.
- This is to minimize the no. of terms in the expression.
This form is called prime implicant.
-  → ideal grouping, no redundant repeating square.
- Essential 1 → a square which has only 1 possibility for grouping.

Simplification of Product of Sums

- take complement of F' (which is in product of sums).
- \cup becomes sum of products.
- combine '0's squares to simplify F'
- after simplification, take complement of F' again to get F .

e.g.) 

→ assuming ~~product of sums map~~ sum of product of a product of sums function.

1. combine adj 0's.


Q) Draw the NAND circuit for

$$F = (AB' + BA') (C + D')$$

$$F = ((A' + B) \cdot (B' + A))' (C + D') ?$$

NAND		
A	B	
0	0	1
0	1	1
1	0	1
1	1	0


normal CKT;



how to convert all to NAND gates?

AND \rightarrow just $\text{---} \text{---} \text{---}$ invert the signal.

$$\text{OR} \rightarrow x+y = (x'y')' \\ ((1, D)')$$




NOR Implementation

... select variables.

- AND = ? in NOR terms, $x'y' = \text{NOR}$.

- OR = NOR inverted.



$$(x'+y')' = xy$$




(Invert
of 2 inputs
and NOR them.)




- $F = (AB' + BA') (C + D')$. $((A'+B')' + (B'+A')')' ((C+D')')$



- Some implementations don't need transistors.
- draw wires inside gate - wired logic (not actually a gate, but same output).



- TTL.



$\neg x \oplus z$

1	0	1	0
0	1	0	1

$\hookrightarrow (x \oplus y) \oplus z$

0	1	0	1
1	0	1	0

\hookrightarrow checkboard config. for
 $x \oplus y \oplus z$

~~$(x \oplus y) \oplus z$~~

x	y	z	$x \oplus y \oplus z$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

- 3 input XOR is used in parity generation and parity checker.
- $w \oplus x \oplus y \oplus z$
truth table, K-Map and function for above,


3 input XOR ~~is associative~~

Chapter H : Combinational Logic

- combinational and sequential (ways in which we can combine circuits).
- combinational circuits:
 - with given inputs, the output is determined at that same moment in time.
 - No memory element
 - F is a real time function of inputs.

~~Sequential~~ circuits have a storage/memory elements.

- What if there is only 1 output line but many inputs?
 - (\hookrightarrow have 1 transmitter which sends outputs one-by-one.
 - (\hookrightarrow Multiplexing the data
 - which logic gates can we use here for this task?




Select 'S' 011
input

\hookrightarrow whenever S is 0, we select I_0
1, " I_1 .

I_1	I_2	S	out
0	0		0 } I_2
0	1		1
1	0		
1	1		

I_1	I_2	S	out	S'
0	*	0	0	1
1	*	0	1	1
*	0	1	0	0
*	1	1	1	0



- 4 input lines, 1 output line;


I_0	I_1	I_2	I_3	S_0	S_1	Out
				0	0	

- for N input lines, we need 2 select signals.

S_0	S_1	I_0
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

→ H selections for representing each of the 4 variables.

- Take the select signal and AND it with the input signal.



only one of the four $\neq 1$, rest $\neq 0$ for one combination of (S_0, S_1) .

∴ final output by ORing the AND outputs.


- $2^N = N$; $N = \text{total no. of input lines}$
 $n = \text{no. of select lines}$

- enabling a gate is the same as selecting.

↳ disables the entire circuit - gives all 0's.


- we can use the inputs themselves as select variables.
- for n inputs, first $n-1$ variables are used as selects and the one remaining is compared with F .

Tri State



If $c=1$, output follows input
If $c=0$, it is in high impedance state.

decoder is the opposite of mux.



Analysis of Circuits

- write expression from gates
 - ↳ draw truth table
 - ↳ use K-Maps to simplify fully. //


Design for Circuits

- e.g. we want to do excess 3 coding.
- fill input columns, directly fill corresponding outputs.
 - ↳ K-Map
 - ↳ draw gates.

Half Adder

- $x \oplus y = \text{sum bit}$
- $x \cdot y = \text{carry bit.}$

0	0	1	1	⋮ sum bit = $x \oplus y$
+ 0	+ 1	0	1	
0 0	0 1	0 1	1 0	carry bit = and.



- we use two half adders to make a full adder.

Full Adder

- 1) $x \oplus y$
- 2) $(x \oplus y) \oplus z$


- using two half-adders,
 $A_1 + C_2$ for final sum

Ans

$$\begin{array}{r} & 1 \\ & | \\ \overline{D} & 1 \end{array}$$

Binary Adder

- How would we add ~~a~~ binary numbers?



- The implementation of consecutive half adders has a lot of delay, so we use a carry lookahead generator:

$$P_i = A_i \oplus B_i \quad C_{in} = 0_i + \\ G_i = A_i \cdot B_i \quad S = P_i \oplus C_i$$

$$P_0 = A_0 \oplus B_0$$

$$C_0 = A_0 B_0$$

$\left. \begin{array}{l} \\ \end{array} \right\}$ half adder.

$$S_0 = P_0 \oplus C_1$$

$$C_1 = C_0 + P_0 C_0$$

$$C_1 = A_0 B_0 + (A_0 \oplus B_0) C_0$$

• 2 gate delay

• tradeoff is OR gates
need more and more
input lines.

Full Sub

Binary Subtractor

- use 2's complements,

Ex - bit adder

$$\begin{array}{r}
 01000110 \\
 + 01010000 \\
 \hline
 10010110 = 22
 \end{array}$$

1 at highest bit (carry bit)

when adding two +ves, we cannot
get a -ve number.

* something about
wrapping overflows
and warning bits //.

$$\begin{array}{r}
 10111010 \\
 + 10100000 \\
 \hline
 01101010
 \end{array}$$

↓ ↓
highest bit is 0.

Decimal Adder

- BCD encoded adder.
 ↳ (each decimal digit is represented by 4 bits)
 (Whenever during adding, if we get ans > 9, add 0110)


- till 9, same adder logic
 if > 9, how to convert back?

• $B_3 \ B_2 \ B_1 \ B_0 \ \left. \begin{array}{l} \\ \\ \\ \end{array} \right\}$ 2 BCD numbers.
~~A₃ A₂ A₁ A₀~~ | $\left. \begin{array}{l} \\ \\ \\ \end{array} \right\}$ some K.

Multiplying a 3bit by 4 bit number ;

$$\begin{array}{r}
 B_3 \ B_2 \ B_1 \ B_0 \\
 \times \ A_2 \ A_1 \ A_0 \\
 \hline
 A_0B_3 \ A_0B_2 \ A_0B_1 \ A_0B_0 \\
 + \ A_1B_3 \ A_1B_2 \ A_1B_1 \ A_1B_0 \\
 + \ A_2B_3 \ A_2B_2 \ A_2B_1 \ A_2B_0 \\
 \hline
 (A_0B_1 + A_1B_0) \ A_0B_0
 \end{array}$$

} 4-bit adder (half?/full?)



and-gate for multiplication
levels to get the rows in the
adder.

HW

draw the circuit for 3 BCD # and carry.

Magnitude comparator.

- how do we compare two bits??

↳ $A = B \quad | A \quad B \quad | A > B \quad | A < B \quad | A \neq B \quad | y \wedge ((x \wedge y) - \bar{x} \wedge \bar{y})$

$A = B$	A	B	$A > B$	$A < B$	$A \neq B$
1	0	0	0	0	0
0	0	1	0	1	1
0	1	0	1	0	1
1	1	1	0	0	0

$$A > B \Rightarrow AB'$$

$$A < B \Rightarrow A'B$$

$$A = B \Rightarrow (A \oplus B)' = XNOR$$

What about $A_1, A_0 \quad B_1, B_0$?
to +.


↳ compare the highest bit first.

↳ if highest bit is the same, go to the lower bit.

$$\begin{matrix} A_1 & A_0 \\ B_1 & B_0 \end{matrix}$$

$$A_1 \rightarrow D_o$$

$$B_1 \rightarrow D_o$$



Decoders

- 2/3 inputs, get multiple outputs out of it.

$$\frac{|x+y|}{1+|x+y|} < \frac{|x|}{1+|x|} + \frac{|y|}{1+|y|}$$

3 to 8 decoders are most well known.

- each ~~input~~ ^{output} line can be 0/1.

$$\therefore \text{no. of outputs} = 2^{\# \text{ input lines}}$$

- 3 input lines, 8 outputs.

4x2 array of sensors

want to have 8 outputs but only 3 input pins.

↳ decoder!

3 input lines, 8 outputs //.

- 2 to 4 decoder with an enable pin.

* converts binary to octal.

Encoders

- 8 to 3 encoder

↳ octal input ($0 - 7$)

- there are types of encoders

if D_3 is high, rest else ignored.

if D_3 low, checks if D_2 is high, rest ignored.

else if D_2 low, check D_1 , ignore rest

else if D_1 low, check D_0 .

D_0	D_1	D_2	D_3
0	0	0	0
1	0	0	0
0	1	0	0
0	0	1	0
0	0	0	1
1	0	0	1
1	1	0	1
0	0	1	1
0	1	0	1
1	0	1	1
1	1	0	1
0	0	0	1

x	y
0	0
0	1
1	0
1	1



validity bit.

• Priority encoder :

D ₃	D ₂	00	01	11	10
D ₃	D ₂	m ₀	m ₁	m ₃	m ₂
D ₃	D ₂	0	1	1	1
D ₃	D ₂	0	1	1	1
D ₃	D ₂	1	1	1	1
D ₃	D ₂	0	1	1	1

$$\begin{aligned}x &= D_2 + D_3 \\y &= D_3 + D_2\end{aligned}$$

$$Y = D_3 + D_2^{\prime} D_2$$

$$0000 \rightarrow x = 1$$

$$1000 \rightarrow x = 0$$

$$X100 \rightarrow x = 0$$


$$+ X10 \rightarrow x = 1$$

$$+ + + 1 \rightarrow x = 1$$

D ₃	D ₂	00	01	11	10
D ₃	D ₂	m ₀	m ₁	m ₃	m ₂
D ₃	D ₂	0	1	1	0
D ₃	D ₂	1	1	1	0
D ₃	D ₂	1	1	1	0
D ₃	D ₂	0	1	1	0

• carry look-ahead was used to reduce delay

NOR-RS Latch



* in digital electronics by

i) set state we mean we set the output $Q=1$

ii) A reset state we mean to set the output $Q=0$.

Case 1: $S=1, R=0 : Q=1, \bar{Q}=0$

~~Q=0~~ Set state.

now change $S=0$ only

$\boxed{S=0, R=0 : Q=1, \bar{Q}=0}$

memory state holds previous

(Q was 1 before, so $(S+Q)' = (0+1)' = 0$)

start analysis from $\bar{Q} \rightarrow$ (no diff.).

Case 2: $S=0, R=1 : Q=0, \bar{Q}=1$

Reset state.

now change $R=0$ only

$\boxed{S=0, R=0 : Q=0, \bar{Q}=1}$ memory state.

(Q was 0 before so $(S+Q)' = (0)' = 1$)

T.T for 2-input NOR

A	B	$A \text{ NOR } B$
0	0	1
0	1	0
1	0	0
1	1	0

S	R	Q	\bar{Q}	
0	0	hold previous		
1	0	1	0	set
0	0	1	0	hold
0	1	0	1	reset
0	0	0	1	hold

Case 3: $S=1, R=1 : Q=0, \bar{Q}=0$ } contradiction already.

change S and R to 0

$S=0, R=0 : Q=0, \bar{Q}=1$

i) Q was 0 before, S is 0 now. $\therefore (S+Q)' = 1$ for Q
 $(R+\bar{Q})'$ then is 0


ii) \bar{Q} was 0 before, R is 0 now. $\therefore Q=1$

$Q=1 \rightarrow \bar{Q}=0$

* circuit has entered an unpredictable state. Behaviour depends on which of S/R returns to 0 first?

$\therefore S=1, R=1$ is forbidden.

NAND-SR latch



TAF for 2 IIP NAND		
A	B	(AB)'
0	0	1
0	1	1
1	0	1
1	1	0

Case 1: $S=1, R=0 : Q=0, \bar{Q}=1$

Reset state

now change $R=1$ only ^{now} (nand logic is opposite to nor)

$\boxed{S=1, R=1 : Q=0, \bar{Q}=1}$ memory, hold the previous state value.

Q was 0 before $\therefore (0 \cdot 1)' = 1 = \bar{Q}$

Start analysis with Q or \bar{Q} does not matter.

Case 2: $S=0, R=1 : Q=1, \bar{Q}=0$

Set state
now change $S=1$ only now

$\boxed{S=1, R=1 : Q=1, \bar{Q}=0}$ memory state

Q was 1 before $(1 \cdot 1)' = 0$.

S	R	Q	\bar{Q}	
1	1	hold	0	Set
0	1	1	0	hold
1	0	0	1	Reset
1	0	0	1	hold
1	1	0	1	hold

Case 3: $S=0, R=0 : Q=1, \bar{Q}=1$ } contradiction already

Set $S=1$ and $R=1$ now

$S=1, R=1 : Q=1, \bar{Q}=0$

circuit behaves unpredictably.

i) Q was 1 before $(1 \cdot 1)' = \bar{Q} = 0$

$S=1, R=1 : Q=0, \bar{Q}=1$


ii) Q was 0 before $(1 \cdot 1)' = Q = 0$.

$\therefore S=1, R=1$ is the memory state for NAND-SR.

$S=0, R=1$ is the set state i.e. $Q=1$

$S=1, R=0$ is the reset state i.e. $Q=0$.

NAND-SR Latch With an Enabler



T.T. for 2 I/P NAND		
A	B	(AB)'
0	0	1
0	1	0
1	0	0
1	1	0

- if $En=0$; regardless of (S, R) , $S'=R'=1$. This means the latch is in hold state only.
- S, R do not affect the output Q . It is always at the previous state.

• $En=1$:

case 1: $S=0, R=1 : Q=0 \bar{Q}=1$
 $S'=1, R'=0$. Reset state.

now change $S=1$ only.

$S=1, R=1 : Q=\bar{Q}=0$
 $S'=0, R'=0$ X for forbidden case.

now change $R=0$ only

$S=0, R=0 : Q=0 \bar{Q}=1$ hold.
 $S'=1, R'=1$ memory state.

Q was 0 before.

case 2: $S=1, R=0 : Q=1, \bar{Q}=0$
 $S'=0, R'=1$ set state.

now change $S=0$ only.

$(S=0, R=0 : Q=1, \bar{Q}=0)$ contradiction already.
 $S'=1, R'=1$ memory state.

Q was 1 before.

case 3: $S=1, R=1 : Q=1, \bar{Q}=1$ contradiction already.
 $S'=0, R'=0$


* NAND-SR with enabler has same functionality of SR as NOR-RS latch.

Sequential Circuits

Introduction


- The present output depends on the present input as well as past outputs / present input + present state of storage elements

internal states



, everything is
same as combckt
except memory and
feedback.

- Initially people used cascaded NOT gates to store bits



, say $a=1$, then $b=0$, then $c=1$

the value of A has been stored.

- To fully specify a sequential circuit, we need to know how the inputs, outputs and internal states change over time

i) i/p fed in changes over time

ii) o/p changes over time, depending on i/p and internal states.

iii) internal states change over time as i/p's change

↳ At any time the current state can be defined by

- current i/p


- circuit's internal state → (depends on previous i/p to the ckt).

- ~~3~~ Two types of sequential CKs


~~Triggering Methods~~

What is a clock?

- clocking times the CK
 - ↳ decides timing of inputs



Triggering Methods in Flip Flops



- which part do we need to trigger?

↳ need to trigger memory element

↳ state of memory is changed as a result of a change in IP to it (+ depends on prev. state)

↳ stored state will be changed depending on the clock pulse aka "Triggering of FF"




① level triggering - whenever Clk is at high/low, there will be changes in the memory element

② edge triggering - (+ve E-T, -ve E-T.)

+ve: + only allows a change in state stored in memory element.

-ve: it only allows a change in state stored in memory.


Difference b/w latch and flip flop?



SR latch (NAND form)

• no control i/p.

↳ SR can change accidentally affecting old : introduce a control.



can be used as a latch and a FF.


$\begin{cases} En=1 \\ S=S' \end{cases}$ $\begin{cases} En=0 \\ S'=1, R'=1 \end{cases} \rightarrow \text{memory state}$

↳ if ctrl i/p is En (level triggering), clk acts as a **latch**.

↳ if ctrl i/p is clk (is edge triggered, clk acts as a **flip flop**)

* Latch → level sensitive
Flip-flop → edge sensitive (ive II-re).

Introduction to SR Flip Flop



SR
FF.
edge
triggered.

S^* R^* Q \bar{Q}
0 0 **forbid**

0 1 1 0 **set**


1 0 0 1 **reset**

1 1 hold prev.

represents edge triggered clk

$$S^* = (S \cdot \text{clk})' = S' + \text{clk}'$$


$$R^* = R' + \text{clk}'$$



• T-T. for SR FF

clk	S	R	Q	\bar{Q}
0	X	X	memory.	
1	0	0	memory.	
1	0	1	0	1 reset
1	1	0	1	0 set
1	1	1		forbidden state.

- if $clk=0$, $Q^+ = R^+ = 1$
hold state
- when ever clk is low,
inputs are ignored,
hold state persists.



Characteristic & Excitation Table for SR FF (hand implement only)

clk	S	R	Q _{n+1} (next state)
0	X	X	Q _n (prev. state)
1	0	0	Q _n (prev. state (hold))
1	0	1	0 reset
1	1	0	1 set
1	1	1	invalid.

T-T.
only.

- Characteristic table: find value for Q_{n+1}

(Q_{n+1} (next state) is dependent on inputs S,R and

also the previous state.)

Q_n	S	R	Q_{n+1} (next state)
0	0	0	0 hold
0	0	1	0 reset
0	1	0	1 set
0	1	1	invalid.
1	0	0	1 hold
1	0	1	0 reset
1	1	0	1 set
1	1	1	invalid.

characteristic table
for SR FF (edge
triggered).

- can write boolean expr.
for Q_{n+1} using K-maps

excitation table;

- current state Q_n and next state Q_{n+1} are known,
need to find the current inputs S, R which give
the next state.

Q_n	Q_{n+1}	S	R	
0	0	0	X	reset or hold
0	1	1	0	set.
1	0	0	1	reset.
1	1	0	X	hold or set.



- K-map of char. Table of SR FF;
* invalid are marked with
don't care's.

Q_n	SR	00	01	11	10
0	0	0	X	1	1
1	1	X	0	0	1

$$Q_{n+1} = S + Q_n R'$$

- K-map of excitation table of SR FF:

$S: Q_n$	Q_{n+1}	0	1
0	0	1	
1	0	X	

$$S = Q_{n+1}$$


$R: Q_n$	Q_{n+1}	0	1
0	0	X	0
1	1	1	0

$$R = Q_{n+1}'$$


Introduction to D FF

- if $S=0, R=1$, we have 0 stored in the SR FF
if $S=1, R=0$, we have 1 stored in the SR FF } only useful combos.
- ↳ notice SR are complements of each other:
- ↳ : give inputs, store data, remove clk, data will be there.
- \therefore SR to D FF; use inverters:

(D stands for data I/P).



↓. → TT for D FF;



Q_n	D	Q_{n+1}
0	X	hold Q_n
1	0	0 reset
1	1	1 set

Characteristic & Excitation table for DFF

- characteristic : given ~~current state~~ current I/P, find + cur state Q_{n+1} as a function of I/P and Q_n .
- excitation table : given Q_n, Q_{n+1} , find inputs needed at n, to cause transition:
- * Dff will defer latch onto data (I/P) at next edge.

char. table: $\text{clk}=1$

→ transparent!!!

Q_n	D	Q_{n+1}	$Q_{n+1} = D$
0	0	0	reset.
0	1	1	set.
1	0	0	reset.
1	1	1	set.

• Excitation table:

Q_n	Q_{n+1}	D	OP
0	0	0	reset. (no hold?)
0	1	1	
1	0	0	
1	1	1	FF

→ holds until triggering
values it to change.

Introduction to JK ~~latch~~.

• why an extra FF? D, SR not sufficient?

↳ D FF only has 2 i/p

↳ SR FF has 2 i/p when $\text{clk}=1$, but one state
 $(S=R=1)$ is forbidden

try to make this state useful → obtained FF is JK FF.

• if $\text{clk}=0$, f \uparrow hold.

NAND latch


→ if $\text{clk}=1$:

• $J=1, K=0, Q=1, \bar{Q}=0$

• $J=0, K=1, Q=0, \bar{Q}=1$

• $J=0, K=0, Q=0, \bar{Q}=1$ (hold)

• $J=1, K=1, Q=\bar{Q}_{\text{prev}}, \bar{Q}=\bar{Q}_{\text{prev}}$



JK FF.

If $Q_n = 1$, $J=1$, $K=1$, assume $Q_{n+1} = 1$, $\bar{Q}_{n+1} = 0$



$Q_n = 0, 1, 0, 1, \dots$

$\bar{Q}_{n+1} = 1, 0, 1, 0, \dots$

Q_n	J	K	Q_{n+1}
0	x	x	Q_n
0	0	0	Q_n
0	0	1	0 reset
0	1	0	1 set
1	1	1	\bar{Q}_n toggle

Excitation Table for JK FF

Q_n	Q_{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	01
1	1	x	0



Q_n	J	K	Q_{n+1}	\bar{Q}_{n+1}
0	00	01	1	0
0	01	10	1	0
1	00	01	0	1
1	01	10	0	1

$$Q_{n+1} = \bar{Q}_n J + Q_n \bar{K}$$

Characteristic Table for JK FF

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1 (\bar{Q}_n)
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0 (\bar{Q}_n)

* remember characteristic and excitation table.

Race Around Condition in JK FF

• When $J=K=1$, $T=1$, $K=1$

assume $Q_n = 0$, $\bar{Q}_n = 1$

$clk_1 \quad clk_2 \quad clk_3 \quad clk_4 \dots$

$Q_{n+1} = 1 \quad 0 \quad 1 \quad 0 \dots$

$\bar{Q}_{n+1} = 0 \quad 1 \quad 0 \quad 1 \dots$

outputs are racing around.


↳ toggle is controlled - happens once

race around is uncontrolled.

} output keeps changing every clk trigger.

as clk is high?

~~Ignore edge triggered yet?~~



↳ racing \rightarrow happens while clk is high.

• Ways to overcome racing;


- i) $T/2 < propagation delay of FF$ (not practical, not used)
- ii) use edge triggering (used)
- iii) use JK Master Slave. (most imp.)

Master Slave operation is same as -ve edge triggering FF.

Master Slave JK FF

- racing due to feedback loop.


↳ add one more stage.




- if $JK=1$, master is operational, slave is not \therefore slave is at memory state.

if $JK=0$, slave only is functional, output changes, b/c
 ↳ feedback from output goes into FF1, which is disabled \therefore no effect of feedback and hence no racing.
 o/p changes only once in a clk cycle (toggling)

asym




Behaviour of Master Slave D FF



TT for D FF:

CLK	D	Q _{n+1}
0	X	Q _n
1	0	0
1	1	1




- Sudden changes in output signals are called glitches.
 - They occur in Qm due to changing inputs when CLK signal is high.
 - They are undesirable.
 - Qs slave output has no glitches!
 - MS FF works as a negative edge triggered FF.
- $Q_{n+1} = Q_n$

MS FF remove
glitches

Introduction to T FF

- only store data - use D
- overcome forbidden in SR - use JK
↳ share
- MSFF toggling action - controlled change of outputs
- what if we only want toggling action?



TT for T FF

clk	T	Q_{n+1}
0	X	Q_n
1	0	Q_n (memory)
1	1	Q_n' (toggle state)

(JK MS FF)
with one IP
 $T = T FF$

Excitation Table for T FF

Characteristic Table for T FF

Q_n	T	Q_{n+1}
0	0	0 (memory)
0	1	1 (toggle)
1	0	1 (hold)
1	1	0 (toggle)


Q_n	Q_{n+1}	T	
0	0	0	hold
0	1	1	toggle
1	0	1	toggle
1	1	0	hold

$$T = Q_n \oplus Q_{n+1}$$

$$Q_{n+1} = Q_n \oplus T$$

$$T = D \oplus Q \rightarrow \text{using } D.$$

→ best no reset?



asynchronous IP.


Analysis of Sequential Circuits

- need i/p's, o/p's, state of flip-flops.
- Write state eq's for a circuit diagram:
 - ↳ $A(t+1) = \dots$ terms of $A(t), B(t)$ i/p's for e.g.
 - ↳ State eqⁿ specifies the cond. for a FF state transition.
 - ↳ can omit t on RHS for convenience.
- State Table
 - ↳ present states of memory elements + i/p's } list all possible binary combinations.
 - ↳ determine next state from state eq's or logic diagrams.

* Seq. ckt w. m FF, n i/p's needs 2^{m+n} rows in the table.
- State Diagram:
 - ↳ all possible states in O.
 - ↳ arrows showing state transitions from one state to another
 - ↳ write the i/p's needed to cause that state transition above the arrow.

e.g.)

Present St.		Next State		Output	
A	B	$x=0$	$x=1$	y	y
0	0	00	01	0	0
0	1	00	11	1	0
1	0	00	10	1	0
1	1	00	10	1	0




Design Procedures

- 1) Derive a state diagram from the logic statement.
- 2) assign binary values to each state in the diagram.
- 3) Obtain binary-coded state table for present state + next state.
- 4) Derive relation b/w i/p and o/p from state table.
- 5) Draw CKT.

Sequence of 3

- Detect a seq. of 3 consecutive "1's" in a string of bits coming through an i/p line.
 - * need a seq. CKT only (need memory).

$\xrightarrow{\text{ }} 0 \ 110 \ 11$




→ State Diagram:

Assume initial state is S_0 (no 1's have been detected).



- if we detect a 1, we want to change state if a 1 is detected
- if we detect a 0, stay in S_0 and wait for the first 1 to arrive.
- if we get a 0 at S_1 , we go back to the initial state from S_1 , if we get a 1, go to S_2 .



- only way to reach S_2 is 11 as i/p sequence.
- we get to state S_3 iff 3 consec- 1's have appeared.

∴ 1 i/p for this CKT, each state must have two outbound arrows, for the state diagram

n i/p \Rightarrow each state must have 2^n outbound arrows.

Mealy Machines and Moore Machines;

A state machine whose o/p's depend only on current state only and not i/p, is called a moore machine.

Merely o/p depends on current state and i/p.

→ $S_0 = 00, S_1 = 01, S_2 = 10, S_3 = 11$. assigning binary values to states.
4 states to memorise \Rightarrow need 2 FFs.

(arbitrary assignment)
to make state table

Present State	Input	Next State		Output <i>y</i>
		A	B	
0 0	0	0	0	0
0 0	1	0	1	0
0 1	0	0	0	0
0 1	1	1	0	0
1 0	0	0	0	0
1 0	1	1	1	0 } if only depends on present state
1 1	0	0	0	1 } if $\text{B} \oplus \text{D}$
1 1	1	1	1	1 }

A_{t+1}, B_{t+1}

$$A(t+1) = \Sigma(3, 5, 7) \rightarrow \text{depends on } A_t, B_t, X$$

$$B(t+1) = \Sigma(1, 5, 7) \rightarrow \text{depends on } A_t, B_t, X$$

$$y(A_t, B_t) = \Sigma(6, 7) \rightarrow \text{depends on } A_t, B_t$$


$\} k\text{-map}$
 $\} \text{and find eqn.}$

$$\rightarrow D_A = A(t+1) = AX + BX$$

$$D_B = AX + BX$$

$$y = AB$$

This CKT gives o/p of 1
when x is 1B consecutively
3 times.



The Vending Machine

- Design a CKT for a V.M. that dispenses candy for Rs.3.
It consists of a coin slot that can accept Rs.1 and Rs.2 coins.

The deposit of these coins is detected by a CKT that gives out two outputs x and y - when Rs.1 is inserted, y goes to one, and when Rs.2 is inserted, x goes to one, for one clock cycle. x and y are at 0 by default.


Only one coin is entered at once.

- Design a CKT that takes x and y as inputs and O/P = 1 if the sum ≥ 3 , so that candy is dispensed.


- If Rs1: $x=0, y=1$ } else $x=0, y=0$
Rs2: $x=1, y=0$ } (no coin).

→ 3 possible I/P combinations.

∴ 3 outgoing arrows for each state.



→ State diagram:



Present State	I/P	Next State		O/P Z				
		A	B	X	Y	Ans	Batt	
00	0	0	0	0	0			
00	0	0	0	0	1			
00	0	0	0	1	0			
00	0	0	0	1	1	*	*	
00	1	0	0	0	0			
00	1	0	0	0	1			
00	0	1	0	1	0			
00	0	1	0	1	1	*	*	
00	1	0	0	0	0			
00	1	0	0	0	1			
00	1	0	0	1	0			
00	1	0	0	1	1	*	*	
10	1	0	1	0	0			
10	1	0	1	0	1			
10	1	0	1	1	0			
10	1	0	1	1	1	*	*	
10	0	1	0	0	0			
10	0	1	0	0	1			
10	0	1	0	1	0			
10	0	1	0	1	1	*	*	
11	1	1	0	0	0			
11	1	1	0	0	1			
11	1	1	0	1	0			
11	1	1	0	1	1	*	*	
11	0	1	1	0	0			
11	0	1	1	0	1			
11	0	1	1	1	0			
11	0	1	1	1	1	*	*	



- Z is only dependent on present state - i.e. when IS A63 $Z=1$

Chapter 6: Registers and Counters

- A register is a group of FFs, each one of which shares a common CLK and is capable of storing one bit information.
- An n-bit register contains a group of n-FFs capable of storing n bits of binary info.
- A counter is a register that goes through a predetermined sequence of binary states.

(Multi-bit reg.)

Registers



can use JK MS
FF, no
need load!

- Clocks are all connected together and Clks are all connected together
- if we & clear, $\Rightarrow A_0 = A_1 = A_2 = A_3 = 0$. it means to reset all individual FFs
- Here, all ips are simultaneously latched at the o/p because of a common CLK.
- clear = 1 for normal operation.
- Problem w/ this blk: every time there is a Δ in info from ips is transferred to the register. latching when we don't want it to switch


↳ create a local ip line when load = 1, all info to be loaded when load = 0, don't allow info to be loaded

↳ sort of like an En signal for the registers' latching action.

Register With Load Input

L	I ₀	A _n	D(A _n)
0	X	0	0 } load=0 \Rightarrow just hold.
0	X	1	1
1	0	X	0
1	1	X	1


L D
0 A_n. } like a
1 I₀. } MUX!



- If we for load=0, we select An state and hold in the reg.

When load=1, we select I₀ and store that in the reg.

Another way to fit this issue:




Shift Registers

for serial I/O / communication (serial)

- single wire communication
- serial bit stream devices
- processor needs to process info as a junk

} used in these kinds of situations



(Q) every clk edge:

data from $D \rightarrow E$

$C \rightarrow D$

$B \rightarrow C$

$A \rightarrow B$.

' → "goes to"

- n bit serial shift register.


• A register capable of shifting the binary information held in each cell to its neighbouring cell, in a selected dir., is a shift reg.

- consists of a chain of flip-flop² in cascade, with o/p of one FF connected as i/p to the next FF.

- sometimes it is necessary to control the shift so that it only occurs with certain pulses but not with others

{ add a shift cont i/p line } again
 $S.C = 0$, don't shift,
 $S.C = 1$, shift.


- Recirculate the o/p of each cell back through a two-channel mux what o/p is connected to the i/p of the cell.



S.C.


- when $S.C = 1$, shifting occurs,

Serial Transfer




- Serial mode operation \rightarrow transferring info from A to B one bit at a time.
- Say A is storing 1011 at 0th clock and B is 0000.
 - \hookrightarrow After first clk, A = 1101, B = 1000
 - After 2nd clk A = 1110, B = 1100
 - After 3rd clk A = 0111, B = 0110
 - After 4th clk A = 1011, B = 1011.
- \hookrightarrow info in A has been stored in A and transferred to B, if B had any original info, it is replaced with info from A

Serial Addition



Disadv: comb. full adder gives output at once,
serial adder needs n-th cycles to give o/p.




Universal Register

- if o/p's of FFs in a shift register can be accessed, then information entered serially by shifting can be taken out in parallel from the o/p's of FFs.
- if a parallel load capability is added to a shift register, then data entered in parallel can be taken out in serial fashion by shifting the data stored in the register.
- Some reg. can shift-right and shift-left.
- Most general register has:
 - 1) clear control to clear reg. to 0
 - 2) clk to synchronise
 - 3) shift-right clk to enable shift-right and the serial i/p and o/p wires associated with shift-right.
 - 4) shift-left clk to enable shift-left and the serial i/p and o/p wires associated with shift-left.
 - 5) A parallel-load control to enable parallel transfer and the n input lines associated with the parallel transfer.
 - 6) n parallel o/p wires
 - 7) control state that leaves info in reg. unchanged in response to ack.

left shift, right shift, parallel load, do nothing

4 modes of operation \therefore 2 var. to control mode



0 \rightarrow no change: connect 0/P of D FF

1 \rightarrow Right shift \Rightarrow left FF's 0/P as 1/P to right

2 \rightarrow L shift \Rightarrow right FF's 0/P as 1/P to left


3 \rightarrow Parallel load \Rightarrow info in I_i is transferred to reg. next edge.

Counters

- also kind of registers
 - ↳ store info, particularly a binary number indefinitely
 - ↳ don't give it a clock power is on it will hold on to that information forever.
 - ↳ kind of registered.
 - given successive CLK cycles it will go from one state to the next automatically.
 - it's counting binary states
 - two types of counters: ripple, synchronous
- synchronous counter:
common CLK and
ctrl elements are used
to control what
kind of counting we
are doing.*


Ripple Counters

- the transition of a flip-flop is taken as a CLK for the next / other FFs.




• All the T's ips of all the FFs are set to the logic 1
→ will always toggle

• All the T FFs are negative edge triggered FF.



you get the fist take 16 counts pulse

- If we stop giving A_3 at any time, the number it holds onto the same as the no. of previous clk -ve edges (Cograph)
- Why can't this be achieved with +ve edge triggering?




- A_3 flips only when A_0 goes from 1 to 0.
 - A_2 flips only when A_1 goes from 1 to 0.
 - A_1 flips only when A_{i-1} goes from 1 to 0 (toggles)
- ∴ 1 to 0 is the -ve edge!


- 0 to 15 and then back to 0:

Decade Counter

- 0 to 9, after 9 back to 0
- need 4 FFA's (4 bits to rep. 9)
- similar to a binary counter ($0 \rightarrow 15 \rightarrow 0$) but ($0 \rightarrow 9 \rightarrow 0$) here.




(1) 0 1 0 Q_3-Q_0 reset signal. Put an AND-gate into a reset signal for the entire counter.




Digits (bcd) are just counters + 7 segment display.
frequency of clock counting = 18 / 1 Hz.

hh:mm:ss



decide
counter




Once $Q_3 Q_2 Q_1 Q_0$ represents 09 in BCD, it will reset LSB (32)
100, but and we would like the next 4 FFs
(representing the next S.B.) to show 1 80 short after 09 ?
we get 106. How do we do this?

- i) Use the reset signal - when R=1, it means 09 → 0 for LSB
Use this to start next 4 FFs from 1?
or use reset as clk in for next 4 FFs.
↳ NO! reset :
↳ prop delay of FF → almost a glitch, don't want to run things with it?

- ii) Answer : When Q₃ toggles from 1 to 0, we get a -ve edge which we can use as a trigger clk-in for the next significant b position.


→ 19...29...39...49... 59 60 → need to change clk.
∴ HFFs for the 10's place of 8 has to reset at 6 instead of 9 like the units place of 8.
∴ 0110 = 6 ∴ Q₂ · Q₁ = reset signal for 10's place clk.

• HH: MM: SS₀



* H₁, H₀ = S₁, S₀ ckt²

∴ Q₃, Q₁ = Reset signal.




00: 59: 59


01: 00: 00

28: 59: 59 → 00: 00: 00

getting 24:00:00




Q₃, Q₁ = reset signal, Q₂ of Si ckt is lkin for Mo ckt.
↳ produces re-edge when S9 → 00 transition happens



• count from 0 to 999.

3 decade counters



reset: Q₃, Q₁, Q₂ of Mi ckt is lkin for H0 ckt.

23'59'59
00:00:00
how to fix?

Disadvantages of ripple counters:

↳ don't have a common clk.

↳ if FFs are being triggered by each other, there will be a ripple delay.

↳ do not update their states immediately after the clk (it ripples) (a little bit of FF delay is there) \Rightarrow need to wait for ripple to go through all the FFs.

key probm.

Synchronous Counters-Binary

- One clk is applied to all FFs
 - all FFs immediately change state (after 1 FF delay)
 - to toggle or not to toggle depends on present situation of the counter.
 - designing:
- Count En
-
- 1) Write a table
- | Q_3 | Q_2 | Q_1 | Q_0 | State |
|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0000 |
| 0 | 0 | 0 | 1 | 0001 |
| 0 | 0 | 1 | 0 | 0010 |
| 0 | 0 | 1 | 1 | 0011 |
| 0 | 1 | 0 | 0 | 0100 |
| 0 | 1 | 0 | 1 | 0101 |
- 2) Q_0 toggles each clk pulse
 $\therefore Q_0 = 1$ always
- ii) Q_1 toggles when Q_0 is 1
- iii) Q_2 toggles when Q_1 and Q_0 are 1.
- iv) Q_3 toggles when Q_2, Q_1, Q_0 are all 1.

* A FF in any position is complemented
toggled only when all its previous
flip flops are equal to 1.

To Stop counting all FFs

- Problem with synchronous counters?
With a large clk, this will immediately start counting as soon as clk is given.
- ↳ instead of 1, call it "Count En"
- ↳ e.g. Count it? why?

- can use the edge triggering here.


Why this AND?

- If $A_0 = 1$, TFF₀ can stop but TFF₁ onward will keep counting.

∴ to stop the count, we need 0 at all T flip-flops.

- Synchronicity is viewed from the clk edge all over.
↳ right after clk edge, am I getting the right o/p or not?

next stage



Synchronous Down Counter


1111
1110
1101
1100
1011
1010
1001

- A bit in any position is flipped if all the LSBs are 0
- inputs for the above AND gates come from complemented o/p's of prev. FF.

Synchronous Up Down Counter

Muti: A_0, A'_0 NUX select for each FF ezz.

U	D	
0	0	no change
0	1	down
1	0	up
1	1	up




toggle if $U=1$ and all previous $FF=1$

OR

if $U'D=1$ and all previous $FF=0$.

cascade this logic
for each T_i and we
get an up-down counter



Synchronous BCD Counter

- When we do resets $09 \rightarrow 00$.
we do it for 10 condition i.e. (1010) $Q_3 \cdot Q_1 = \text{reset}$.
1010 state is momentarily achieved/recognised
 \hookrightarrow this may cause faults.
- need a better way of going from 9 to 0 in one shot.

Present States	Next State	OLP	FF 1P8
$Q_3 \ Q_2 \ Q_1 \ Q_0$	$Q_3 \ Q_2 \ Q_1 \ Q_0$	y	$TQ_3 \ TQ_2 \ TQ_1 \ TQ_0$
0 0 0 0	0 0 0 1	0	
0 0 0 1	0 0 1 0	0	
0 0 1 0	0 0 1 1	0	
0 0 1 1	0 1 0 0	0	
0 1 0 0	0 1 0 1	0	
0 1 0 1	0 1 1 0	0	
0 1 1 0	0 1 1 1	0	
0 1 1 1	1 0 0 0	0	
1 0 0 0	1 0 0 1	0	
1 0 0 1	0 0 0 0	1	

- if we use D FF8, draw HDL logic for $Q_3^n \ Q_2^n \ Q_1^n \ Q_0^n$ as a function of present states $\xrightarrow{\text{DFF}}$
- if we use T FF8, draw the excitation table for each next bit.
make functions for TQ_i in terms of $Q_3 \ Q_2 \ Q_1 \ Q_0$ present.
- can use OLP y as the enable/count/bit of the next higher sign decade

$$TQ_1 = 1$$


$$TQ_2 = Q_8' Q_1$$

$$TQ_3 = Q_2 Q_1$$

$$TQ_4 = Q_8 Q_1 + Q_4 Q_2 Q_1$$

$$y = Q_8 Q_1$$

Synchronous Counter With 11-bit Load



- need a ¹¹bit capability to transfer an initial binary no. before the count begins.

Ques:

- if load=1, count is disabled, ~~and~~ FFs are fed with data from i/p lines.



- if load=0, count=1, count starts from load onwards and progresses

- if load=count=0, FF's state does not change.

Ques- b) Explain Load Count Function, table in mano 6.6.

- C-out: $A_3 A_2 A_1 A_0 \text{ count}$

- count



↳ helps in connecting two counters

∴ 8 bit counter.

Chapter 7: Memory and Programmable Logic


RAM

- "random-access"; the time it takes to read or write from/to any desired random location is always the same.
 - ↳ given an address and some control signals, we can read/write info to any part of RAM in the same amount of time.
 - Magnetic tape (HDD) / CDROM etc., retrieval time depends on where the info is stored physically. (disk defragmentation)
 - A memory unit is a collection of storage cells together with associated circs needed to transfer information into and out of a device.
 - A memory unit stores binary info in chunks/groups of bits of arbitrary length called words.
 - ↳ cannot break down into smaller groups
 - Can only read and write "multiples of word length" from/to the memory unit.
 - most computers have 8 bit long words.
 - capacity of a memory unit is the total no. of BYTES that a unit can store
 - ↳ each word is a collection of n-bits.
 - ↳ belongs to a specific address which can be provided from the address select lines.
 - e.g.) pass A5 to address line and i) enable read, iff A5 is read and we get 010 from bottom
 - ii) enable write, A5 is written to by n-data I/O lines at the top.
-
- The diagram illustrates a memory unit as a rectangular box containing several horizontal lines representing storage cells. An address bus, labeled 'n-data I/O lines', enters the box from the left. Inside the box, there are two sets of output lines labeled 'A1' and 'An'. Below the box, another set of output lines is labeled 'A7'. On the far left, there are three control lines: 'Read', 'Write', and 'Enable'. Arrows indicate that 'Read' and 'Write' control the internal logic, while 'Enable' controls the output lines A1 through A7.

cannot change only 1 bit, need to change whole word.

- Communication b/w memory and its environment is achieved through data i/p lines and o/p lines, address selection lines, and control lines that specify direction of transfer.
- n data i/p lines provide info to be stored in memory.
- n data o/p lines supply info coming out of the memory.
- K address lines $\rightarrow 2^K$ words can be stored.
e.g. A₁, A₀ be two address selection lines. We have K addresses identified by $(A_1, A_0) = (0,0)(0,1)(1,0)(1,1)$.
- e.g.) capacity of a memory unit with 1000 words of 16 bits each?
 $\frac{16 \text{ bits}}{8 \text{ bits}} = 2 \text{ bytes per word}$, 1000 words $\rightarrow 2 \text{ KB}$!!.


Internal Structure of RAM

- S-RAM cells (level 0/1): close to the processor / inside
 - DRAM cells (level 2): outside CPU.
 - We will use D-latches as the primary RAM element and proceed.
- Diagram of a D-latch with a tri-state buffer:
- 
- Say we want D i/p to be latched or enable writing, C should be high.
 - for reading, we want the tri-state buffer to be enabled so that whatever is at Q goes to O/P, and for writing we want C to be enabled so that D i/p gets latched.

have control signals to control behaviour of RAM:

• To transfer a new word into memory:

- 1) Apply the binary address of the word to the address lines
- 2) Apply chip select and write enable signals (latching happens)
- 3) Apply data i/p's.




• To read a word from memory:

- 1) apply the selects for that address (buffer is enabled)

↳ data shows up at the o/p.

Memory Design




- each word has 4 bits, there are 3 address lines which give 2^3 addresses.
- size of memory is 4 bytes.
- We have
 - ① Address lines ② Control signals ③ Decoder
 - ④ O/P lines ⑤ I/O lines
- * Decoder: (3 to 8) (combinational)
 - ↳ given 3 i/p's ($A_2 A_1 A_0$) and 8 o/p lines, activate only one o/p line and de-activate everything else (each o/p is the minterm).
 - ↳ put an address e.g. 011 : Line 3 will be activated (high)
 - ↳ rest will be low.
 - ↳ line 3 now activates the latches' select lines for all latches of the word with address mapped to '3'.
 - ∴ given an address, we are activating the select lines for one specific word.
- after selecting an address we can read/write to that address.

* To Write:


- ↳ we have info coming in from the bit-lines (vert, horz = wordlines) for writing.
 - ↳ these i/p's manifest at all latches, but only 1 word has active selects.
- ↳ enable write-enable and chip select
 - ↳ the WR-L is going to all latches.
 - ↳ when WR-L is enabled, all latches are ready to write, but actual writing only happens to one word (only 1 ^{word} select is enabled).
 - ↳ Sel-L is also anding with WR-L. (fig 1)

- chip select output enable is sort of like the read enable (OE)
- chip select: enables entire chip
 - ↳ goes to writeable and OE to give us actual write and read operations.
- ↳ entire fig. 2 is called a "page".
 - We can have multiple pages in memory, with the same addressing used to store other information
 - ↳ can diff. b/w pages by having diff. chip selects for each of page.
- * **Process:**
 - ↳ Apply the address.
 - ↳ selects already, sets 3-state buffer to high,
 - ∴ Q-passes to off automatically.
 - ↳ use the OE to enable the manifested ops and give the op.
- This clk is sequential;
 - ↳ Given the same address and read enable, we may get diff. ops depending on what was written previously. ∴ not combinational.
- * There is no clk, how do we make this clk synchronous?

- Decoder selects a particular word line based on the address. The write enable, chip select and other pins are common to all the latches.
- The bit-line determines what the bit at a particular given ip and o/p.
- Is an i/p bitline and an o/p bit line. Can we combine them into one bidline?



DIO pin : takes i/p and gives o/p.
If o/p is enabled, we read o/p
else we force it to take i/p.




WE_L into DE_L ensures that while reading & writing whatever is manifested at all the ipes is not latched onto.

Synchronous RAMs


Coincident Decoding

- a decoder takes k i/p's and gives 2^k o/p's obtained by having 2^k AND gates with k -inputs per gate.
 ↳ converts from the address provided by the user to the word line that is controlling the entire words selection.
- the total no. of gates and the no. of i/p's per gate can be drastically reduced by employing two decoders in a 2D-scheme.
- Arrange memory cells in an array that is as close as possible to a square.
 ↳ two $k/2$ i/p decoders are used instead of one $K/2$ decoder.
 ↳ one decoder performs row selection, other col. selection.
- say we have a 10-bit select line. Use two instead of one 10×1024 decoder, use two 5×32 decoders.



- connect an AND gate at all intersections of the grid.
- $X \rightarrow \text{AND gate} \rightarrow \text{Select line of word}$.
 (Imagine word is coming out of the paper).
- X line 4 MSBs
 Y line 4 LSBS

Address Multiplexing




- Say we have a 16 bit address. We could have 16 bit address select lines 'but';
 - ↳ use only 8 bit address line coming into memory.
 - ↳ divide address into two parts of 8 bits (X , Y)
- put the X part onto the i/p address lines, activate RAS, latching will take place onto the reg.
- Then, disable RAS, ~~activate~~ put in Y info on address lines, enable CAS; during next clk, Y will get latched.
- decode it using 8x256 decoders (coincident decoding).
 - ∴ Instead of using 16 pins, we use only 8.

Chapter 8: Processor Design

Lecture 1

The Universal Shift Register

n input lines ($1 \text{ to } 16$)




- Reset = 1 and CLK comes, value inside register
- reset \Rightarrow SYNCHRONOUS reset (\because need CLK edge)
- if INC set, increment or decrement the value stored in the register.

• i.e., SHL is used for multiplying by 2 in binary, that's why 0 defaults there.


• how do we design a universal register?

- With all of the control signals, the universal reg. can not only store bits of info, but can also perform basic arithmetic.
- LD = 1 and CLK edge arrives; info from I/O lines gets stored in the register.
- if EN = 1, info inside the reg. manifests at the O/P lines
- if EN = 0, O/P will be floating
- assume that O/P is controlled by a tri-state buffer



- SHL is shift left

- ROR; ROL



if we SHR = 1,
this bit is
discarded
(\nexists serial out line)


\therefore we
get a
new 0
here.

* in ROR, last bit is NOT lost, it is fed back to the first position.

- asynchronous resets are useful when we are powering on the register for the first time.
 ↳ the clk wave is still taking shape.

Timing Diagram

- depends on how we design the VR.
- design VR so all actions taking place (LD, INC, RES etc) happen at the -ve edge of the clock while EN (op en) puts data on the o/p bus at the positive edge of clk.
- this makes the ckt complex but saves time.
 ↳ let's us use both +ve edge and -ve edge more effectively



- set LD to 1 at -ve edge
 ↳ at -ve edge, data at IP line is stored as val in registers.
- set EN to 1 at +ve edge
 ↳ at +ve edge, data from val is manifested as o/p.
- set INC to 1 at -ve edge
 ↳ at -ve edge, val is changed to X+1.

- set RES to 1 at next -ve edge
 ↳ at -ve edge, val is reset to 0


because EN and other control signals/functions are detached, we can have EN and something else done, in one clock cycle.

- O/P is the value ^{with a} after tri-state buffer (n o/p lines \Rightarrow n -tristate buffers but all with same EN?)
Yes-

Creation of A Common Bus

- One common / set of common wires called a bus.

11 bit INPUTS



- All are 8-bit I/O P registers.

- All 8-8 wires to all I/O.

- 8-bit bus is shown.

* All registers are connected to a bus.

* Why can we connect things to a common bus? Without bus contention/short ckt.

↳ Tri-State buffers, let us connect all of these to a common bus to just float and not drive any off.

They have the ability to just float and not drive any off.

* We need to ensure that only one reg. is enabled at a time - else bus contention and ckt explodes.


• How do we transfer information from A to B?

↳ $E_B = E_C = E_D = 0$.

$EA = 1 \Rightarrow$ 1lp from A is manifested on the entire bus.
and hence 1lp of B C D also.

↳ Set $LB = 1$ to accept 1lp into B register.
done.

↳ This can be done in a single clock cycle.




- set EA and LB to high in the same clk cycle
- at the edge, EA functions
 \Rightarrow A gets enabled
 \Rightarrow bus has value of reg. A

• at the -ve edge, LB is high
 \therefore input present at B (value of A)
gets accepted into B.

* HAVE

• we can transfer information in 1 clock cycle (from Register)



- 64 bit PV \Rightarrow 64 bit main external bus is what it means.
- activate EA, LB simultaneously.
- ex.
- we have moved info from A to B like assignment instruction
 $B = A;$ // code =
MOV B A } machine / assembly language
- all we did was $LB = EA = 1$, rest all was hard-wired

What if we activate LB, ED, LC, LA together?



↳ D is manifested onto the bus and hence i/p's of all ABC at after +ve edge

↳ at -ve edge, inputs of ABC are internalized into the register.
∴ in one clk we did { $A = D_j$, we did a simultaneous assignment
 $B = D_j$
 $C = D_j$

doubt.

• What if we activate FB, LA, IB together? ?



↳ at the edge, B manifests onto Bus, and hence at inputs of ABCD too.

↳ at -ve edge, B at A's i/p moves into reg. A and is stored.

also $IB = 1 \Rightarrow B$ is incremented by 1, to $B+1$

↳ if FB is still 1 at -ve edge also ??

B only gets fed into A.

B+1 to load into bus takes time ∴ only B is fed,

by the time $B+1$ comes, clk is gone.

(↑
-ve edge)

* if $EN=1$ at rising edge of a cycle it remains high for the rest of the


ALU Design

- ALU is a combinational circuit, that takes two inputs, and performs operations based on selects and gives one o/p.
- ↳ implemented using a combination of MUXes within the ALU.
- can do many things by connecting a few gates at the right places.

A

B

ALU on a Bus




- DR is the operand reg, inputs of D.R. are connected to bus, o/p's are connected to ALU
- o/p of ALU goes to Accumulate Register whose o/p goes to bus
↳ sort of created a loop with ALU, AR, bus.

- Why do we need AR and all? bus.

Lecture 2

- The OR and AR registers are used just to make sure the ALU is able to interact with the bus properly.
- every register has all the control signals of our generic multipurpose register. (INC, DEL, SHL, SHR, ROR, ROL, IN, RESET)
- What happens if we activate EOR, EA, LARI, S^{ALU} ADD.



- at the +ve edge,
 - i) info stored in A manifests onto bus and hence to.
 - ii) info stored in OR (operand) is manifested into I₁ input of ALU.
- ↓
ALU has generated add o/p and its at i/p of AR already before -ve edge.

- at the -ve edge,
the o/p of A+OR, is
internalised into AR reg.


∴ overall, we did $AR = A + OR$; in one clk cycle only!
↳ just because of the way wiring is made and
the, re edging.

∴ we can do complex tasks in just one clk cycle.

To do meaningful things, we need to do things over multiple clocks.

- Consider this multideck instruction:
- d_k 0: EA, LOR \Rightarrow Whatever is in A is loaded into OR.
- d_k 2: EB, Eor, LAR, S_{SUB}^{ALU} \Rightarrow B is at I₀, OR is at I₁, B-OR or OR-B is op from ALU and LAR feeds it into AR.
 (remember OR is A from d_k 1 instruction).
 B-A is in AR.
- d_k 3: EAR, LC \Rightarrow B-A from AR is loaded into C.
- * notice that we have done $C = B - A$ in 3 d_ks.
- ∴ we can take info from any 2 reg, operate them and store the op in any other reg. in 3 d_k cycles!
- Say if we want to perform $D = D \text{ AND } C$.
- d_k 1: EC, LOR
- d_k 2: ED, Eor, LAR, S_{AND}^{ALU}
- d_k 3: EAR, LD.
- This is already a simple processor.
 Never ~~can~~ can do so many things by just controlling control signals for each clock.
 - each clock cycle is called a micro instruction

Shared Single Bus Architecture



- same bus register array,
 - instead of having 2/3/4 registers connected separately combine them, use common enable and load controls and select lines to select one particular reg
- Connected to all Reg. but select mags

info about the latest operation performed by the ALU and its op is stored in AR. This defines a lot of things in processor flow.

↳ for, while terminations depend on this.

- say we have 12 reg. {R₀, R₁, ..., R₁₁} . We have 11 select.

Adv. of Reg-Arraying

- \rightarrow E, L lines (common)
dramatically less (b).

Disadv. of Reg-Arraying

- need E, L for each reg - Many Ctrl signals (> 4)
- need 2 clk cycles instead of 1 to copy data from 1 reg to another
- if all reg. were connected to the bus individually, in 1 clk cycle, we can copy whatever is on the bus to all regs.

* Enhance further by adding more functions and more select lines to the ALU.

NONE, ADD, SUB, AND
OR, XOR, Pass left?

Whatever is at I₀
is passed to O/P unchanged.

- ADD R_i: (AR = AR + RI) \Rightarrow This is an assembly level instruction
(we have not specified which reg. is info we add to R_i, or to which reg. we store op. But AR is so cool.)
 - \rightarrow dR1: ~~SRG_i~~⁰¹, ERG_i
 - \rightarrow dR1: EAR, LOR
 - \rightarrow dR2: ERG_i, SRG_i, FOR, SALU, LAR.

\rightarrow dR1: ERG_i, LOR, SRG_i
 \rightarrow dR2: EAR, LAR, SALU ^{ADD}


- no FOR : there is no bus conflict possibility for OR.
given any operation and R_i we can do AR = AR + RI in two clk cycles.

- SUB R₇: (AR = AR - R₇)
- \rightarrow dR1: ERG_i, LOR, SRG_i
- \rightarrow dR2: EAR, SALU, LAR

- XOR RII: (AR = AR XOR RII)
- \rightarrow dR1: ERG_i, LOR, SRG_i
- \rightarrow dR2: EAR, SALU, LAR
for edge for edge.


- can perform a lot of operations in just two clock cycles.
- We also need a way to load values from AR and save results from AR to a different register.

- Load from R_i to AR:
dR1: ERG_i, SRG_i, SALU, LAR,
pass left
* call this LOAD R_i
(defined wst AR always)



Instructions


- At the lowest level, processors can only handle binary information.
- C++ $\xrightarrow[\text{GCC}]{}$ assembly $\xrightarrow{\text{load}}$ $\xrightarrow{\text{Store in RAM}}$ binary only.
- all instructions to be carried out by a processor needs to be represented as binary strings.
 - All basic instructions have to have a unique, unambiguous binary string associated with them.
- binary words. $\xrightarrow{\quad}$ ADD R0 inst. $\xrightarrow{\quad}$ STOR R11 inst.
- need to write binary strings.
 to encode these instructions
- The hardware must then decode the strings and carry out the corresponding instruction



- in the same memory, we have program and data - Von Neumann Arch.
- if program data is stored in diff memory (stored program?) Arch.

- processor fetches instruction, executes, then asks for next instruction.
- each instruction is a binary string that encodes operations to be performed. (Fetch, execute loop)
- processor fetches instructions one-by-one, executes, meaningful operations occur as these instructions can read stored data in memory....., and store data back into memory.

Lecture 3



(file).

- say we load up a pptx, in RAM.
- Microsoft pptx 360 is a program, but the file is data.
- the program contains instructions on how to open the file, handle it etc.

- Program has a set of instructions in ~~assembly~~ binary, when in RAM.
- Given a binary string, processor needs to decode it and execute a particular action.
 - 2) binary codes should be unique, unambiguous, for the proc. to figure out what it should do.
- Machine language is basically binary.
very tough to interpret by us
- Assembly is one level higher, use ^{mnemonic} ~~mnemonics~~ do that we can grasp them easily.

Designing An Instruction Set - ALU

- assume length of words is 8 bits to encode instructions.
 - 8 bit len } expect processor to fetch-execute,
 - instructions } all entities we will handle (instr. + data) in memory. { be 8-bits.
- instruction set will have to correlate with what all the ALU is doing.
- we can come up with an arbitrary assembly to machine code mapping.

Assembly Instruction	Machine Code	Action
add <R>	10-1F	$[AR] \leftarrow [AR] + [R]$.
sub <R>	20-2F	$[AR] \leftarrow [AR] - [R]$.
xor <R>	30-3F	$[AR] \leftarrow [AR] \oplus [R]$
and <R>	40-4F	$[AR] \leftarrow [AR] \wedge [R]$
or <R>	50-5F	$[AR] \leftarrow [AR] \vee [R]$
cmp <R>	60-6F	$[AR] - [R]$

- $10 \rightarrow \text{add } R_0$
 - $11 \rightarrow \text{add } R_1$
 - $1F \rightarrow \text{add } RF = R_{15}$
- $20 = \text{sub } R_0$ $2F = \text{sub } RF$
- : first dig repr. op.
second dig. repr. reg.

- add $R_5 = 15 \Rightarrow "0001\ 0101"$ means add R_5 .
this is in hexadecimal.
An 8bit binary no. needs only 2 bits in hexadecimal
all these 2 bit codes represent 8 bit binary strings.
 - sub $R_{10} = 2A = "0010\ 1010"$.
 - $0x27$ stands for $\text{Sub } R_7$:. Processor is able to unambiguously interpret this machine code \leftrightarrow instr. mapping.
 - cmp: \exists a flag reg., with flag bits, like overflow bit, carry bit, compare bit,
The flag bits are used in checking conditionals, branching etc., loops etc.
- $0x = \text{"Hexa"}$

$0b = \text{"bina"}$

- till now add R_i 's instruction has R_i as a variable
- we should have some instructions in which the operand is specified in the instruction as a constant-
 - eg. add IF \rightarrow AR $\leftarrow [AR] + [IF]$
 - add 0xXX \Rightarrow add XX to AR and store result in AR.
- if we wanted to make an instruction set for this, what problem would we encounter?
 - \hookrightarrow add IF \rightarrow 8 bit long number,
 - instruction code is of length 8-bits only, how can we pass the instruction and the constant?

↓

break it down into 2:

$\begin{matrix} \text{adi} \\ \text{---} \\ \text{XX} \end{matrix}$

$\text{adi} = \text{add immediate}$

\hookrightarrow can have an 8-bit string to encode this instruction.

\hookrightarrow right after adi in memory is the constant we want to add to AR.
- These are the instructions used to embed constants into the program / memory?
- we can do movi (move immediate) and store the const in some reg. etc.

Assembly Instruction	Machine Code	Action
adi XX	01	$[AR] \leftarrow [AR] + XX$
sbi XX	02	$[AR] \leftarrow [AR] - XX$
xri XX	03	$[AR] \leftarrow [AR] \oplus XX$
ani XX	04	$[AR] \leftarrow [AR] \cdot XX$
ori XX	05	$[AR] \leftarrow [AR] + XX$
cni XX	06	


 once processor encounters "0000 0001" in memory, it will realize that the next word contains the operand, ∴ go back to memory, fetch the next word, add it to AR and store its result in AR.

Instruction Set - Data Movement

- Want to move data from AR to Reg. array, Reg. array to AR, memory to AR, AR to memory, memory to reg. array.
- Want an instruction set defined for this too.
- movs instruction moves information from a register to accumulator.
- movd moves info from acc. AR to reg.
- movi moves the immediate word in memory (constant) into a register.
- Load and stor instructions : taking value from reg → memory.
- memory resides outside the processor.
- To access memory, we need to give an address to indicate which of its words is to be accessed.
 - Where 8-bit address is the best for us (as each word is also 8 bits long)
 - We can have 256 bytes of memory

- the contents of the corresponding memory word will be given to the processor on a read.
- The processor has to supply the content to be written to memory for a write

• Assembly Instruction Machine Code Action

MOV8 <R>

70-7F

$[AR] \leftarrow [CR]$

movd <R>

80-8F

$[CR] \leftarrow [AR]$

movi <R> XX

90-9F

$[CR] \leftarrow XX$

Stor <R>

A0-AF

$[AR] \leftarrow [CR]$

load <R>

B0-BF

$[CR] \leftarrow [AR]$

• while doing addi, we never defined a new variable R.
but for movi, we define a variable R.

• Stor <R>? $[AR] \leftarrow [CR]$

↓
whatever is the value of "[AR]", use this as an address to memory and store the contents of [CR] at this location in memory.

• load <R>? $[CR] \leftarrow [AR]$

↓
whatever information is in the memory address [AR]
take it and store it in <R>.

• stor <R> / load <R> ???

$[AR] \Rightarrow$ value of AR

$[CR] \Rightarrow$ value of the value of AR
↓
whatever is in AR can be used as address. (\because 8 bit).


The Fetch- Execute Cycle

- how does an instruction get fetched and executed?
 - The processor works autonomously as a continuous fetch-and-execute engine, with no other input than an external clk.
- [Diagram] → each word is an individual instruction.
→ fetch this, then execute
→ then fetch this, then execute ...
forever loop.
- the processor should be able to continuously fetch and execute. We will just give it power and a clk.
- the machine code is in the memory outside the processor so the instructions were to be brought to the processor one-by-one and executed.
 - the instruction at the $(i+1)^{th}$ address has to be fetched and executed after instruction i , ∵ instructions of a program are stored consecutively in memory.
 - the processor has to do all this by itself
- * Every execution lays groundwork for the next fetch
- Diagram illustrating the Fetch-Execute cycle:
A box labeled "F" (Fetch) is connected to a box labeled "E" (Execute) by a curved arrow labeled "op-code". Below the boxes, the text "lines up the next jobch. execution." is written.

- Processors have a special kind of register inside them that manages the process of instruction fetching, by keeping track of the address of the next instruction to be fetched at all times.

↳ This reg. is called the program counter PC.

↳ ∵ Stores the next address (8 bit) PC is an 8 bit reg.



- Processing of an instruction begins with fetching the opcode from the memory, whose address is in the P.C.

↳ Fetching contents from the address that is stored in the P.C.


↳ contents of PC are incremented while the execution is going on so that we are ready with the address for the next fetch cycle

↳ opcode is brought to the processor and appropriate action is performed in the execution phase.

↳ Once this is completed, the next instruction is obtained from the memory.

- The PC does a lot more than just storing incremental numbers:

PC also keeps track of the program's control flow.



→ The processor jumps from executing the main program to executing the function once called.

↳ can do this by arbitrarily changing PC to contain the function's address in memory.

This jump instruction may work by having the "func()'s address as the next word, so we can put this word in the PC.

Then we continue fetching.


↳ we will start executions related to the function, increment PC... etc.

↳ When function is finished, it will have one more jump to go back to `main()`.

function names are associated to addresses.

- function names are associated to addresses.
 - ↳ everytime we call a f, the same address gets called each time, same address goes into the PC, the same function gets executed.


- How will this whole process start?



- once an instruction is done with, the next is taken up by incrementing the program counter



- how do we start this at the beginning?
 - need to know where the starting point of first program is.

- how does the very first program start?

- how does BIOS get control?
 - ↳ asynchronous clear ifp for P.C.
Whenever PC is reset to 0000 0000, we start the fetch cycle.
- 

This is the ckt to reset PC to 0 when the computer is switched on. only.
- The very first program that gets control is the one saved at memory address 0. (Firmware) or (BIOS). \Rightarrow OS
 BIOS \Rightarrow OS
 - ↳ any corruption in BIOS/FIRMWARE is detrimental to booting.

- Memory Access
- how does the processor access memory?
- use a memory interface that supplies addresses to the memory along with signals to indicate read/write.
- need both ifp and o/p data bus for read/write to memory. and separate connection for addresses.
 - 1) provide address to memory
 - 2) control signals to read/write from this address
 - 3) have a data bus so that it can carry out data from memory while reading and send in memory while writing.



• Whatever we get from the memory is directly placed on the data bus.

• MAR stores the address we are currently working with.
↳ load addresses from data bus when we load everything else.

bus (data bus/arterial bus)

∴ MAR is outputting to Memory, there is no real need for En.

• added 3 more components.
• PC → next instruction
MAR → current address in instr.


• ~~PC shares the~~

Lecture 5

Implementing Instructions - ALU (from prev. diagram).

• consider ADD $(R) \Rightarrow (AR = AR + RI)$

- i) enable RG₁, load OR $\xrightarrow{1: ERG_1, LOR, SRG_1}$
- ii) enable AR, SALVE-ADD, LAR $\xrightarrow{2: EAR, LAR, end, SALVE-ADD}$



- Set some 0-1 value at the edge, ERG₁, SRG₁, some value from [R] is on the bus right after the edge

- ALU is always giving garbage values

Instruction	control signals	Select signals.
add (R)	CB3: ERG ₁ , LOR CB4: EAR, LAR, End	SRG ₁ $\leftarrow [R]$ SALVE ADD
sub (R)	CB3: ERG ₁ , LOR CB4: EAR, LAR, End	SRG ₁ $\leftarrow [R]$ SALVE SUB
xor (R)	CB3: ERG ₁ , LOR CB4: EAR, LAR, End	SRG ₁ $\leftarrow [R]$ SALVE XOR
and (R)	CB3: ERG ₁ , LOR CB4: EAR, LAR, End	SRG ₁ $\leftarrow [R]$ SALVE AND
or (R)	CB3: ERG ₁ , LOR CB4: EAR, LAR, End	SRG ₁ $\leftarrow [R]$ SALVE OR
cmp (R)	CB3: ERG ₁ , LOR CB4: EAR, LAR, End	SRG ₁ $\leftarrow [R]$ SALVE CMP
nop	CB3: end	-

*nop: no op.

*what are CB1, CB2?

↓
used for fetching after the op-code for these instructions is fetched, then we execute it.
fetching and decoding of the op-code is done in first 2 dr cycles

addition requires 4 CLK cycles (2 fetch, 2 exec).

• what is 'End'? Why is it everywhere?

- ↳ it signals the end of execution of current instruction.
- ↳ it tells the processor that it's time to fetch the next op-code.

↳ End is an actual control signal that goes to 1 for DRH, but where is the end control signal going to?

- the number of microcycles needed for diff. machine instruction depends on the processor architecture - some may be hardwired
↳ do things quicker.

Implementing Instructions - Data Movement

• movd: moving from AR to a reg.

- movd: moving from AR to a reg.
EAR, LRM, SREG {CR} } needs only 1 CLK cycle.

• movs: moving from CR to AR.

- movs: moving from CR to AR.
EAR, LAR, SREG {CR}, SAVEM {R0} } needs only 1 CLK cycle.

• load and store; read/write from memory into a reg, from the address that is pointed to by the AR.

• load; reads a value from memory to a reg, (address supplied by AR)

∴ EAR, LMAR.

 RD, LRM, SREG {CR} } ARD is executed at +ve edge.
 WR, LRM, SREG {CR} } WR is executed at -ve edge.

in 2 CLK cycles, we took info about the address from AR, stored it in MAR, read from this address in memory and loaded the op value into R0.

- **Stor LR**: take value in $\langle R \rangle$, store it in memory at the address pointed to by AR.
 - EAR, LMR
 - ERo, WR SRoE $\langle R \rangle$

* (WR happens at -ve edge).
first clk cycle is same for load, stor.
- Memory interfaces are slow; takes a few clk's to read / write.
 - ↳ address multiplexing } takes many clk's.
 - ↳ coincident decoding

- In our architecture, data movement involving memory interface is 2 clk's; involving AR, RR only is 1 clk.

Addi

op-code for addi; when we fetch this, we realise we need to go back to memory and read and add to AR and store it in AR.
How do we do this?

(PC is pointing to the address in memory where 3A is stored)
after fetch-execute.

* When we fetch, we fetch whatever is there in memory at the address pointed to by the P.C.

∴ (i) EPC, LMAR and in the next clk cycle read from memory,
while fetching we also IPC (to make sure we are ready for next instruction)

∴ just after fetching OI, PC is already pointing to the address of 3A in memory. (even before execution of OI this happens)

- 1) EPC, LMR (I_{RBA} is in OR, then just add.) takes 3 clk cycles to addi (after xxxx word obtained).
 - 2) RD, LOP
 - 3) EAR, LAR, SAW \leftarrow ADD
- * make sure PC is incremented during execution too.

ori LRS

EPC, LMR, Ipc (happens during fetch)

PC is pointing to i word.

∴ EPC, LMR, Ipc → to go to next op-code.
RD, LAR, SAV ← LRS.

• for all i's, get the data from memory and store it in DR.

• to do repeated operations using ALU, its better to store the data first in DR. (savetime, memory slow).

Instruction	Control Signals	Select Signals
movs <R>	CR3: ERS, WR END	SRG ← <R>, SAV ← pass 0
movd <R>	CR3: EAR, LRS, End	SRG ← <R>
Load <R>	CR3: EAR, LMR (CR4: RD, LRS, End)	SRG ← <R>
Store <R>	CR3: EAR, LMR (CR4: EAR, WR End)	- SRG ← <R>
movi <R> XX	CR3: EPC, LMR, Ipc (CR4: RD, LRS, End)	- SAG ← <R>
adi XX	CR3: EPC, LMR, Ipc (CR4: RD, LDR CR5: EAR, LAR, End)	- SAV ← add
sbi XX	CR3: EPC, LMR, Ipc (CR4: RDI, LDR CR5: EAR, LAR, end)	- SAV ← sub
andi XX	CR3: EPC, LMR, Ipc (CR4: RD, LDR CR5: EAR, LAR, end)	- SAV ← AND
ori XX	CR3: EPC, LMR, Ipc (CR4: RD, LDR CR5: EAR, LAR, end)	- SAV ← OR
tmi XX	CR3: EPC, LMR, Ipc (CR4: RDI, LDR CR5: EAR, end)	- SAV ← CMP


Lecture 6

- So far, we had no branching instructions; all programs had to be a strict linear sequence of instructions.
- We need the capability to branch / break sequential flow to implement loops.
- We also need capabilities to branch based on some condition based on the values of registers.
- There are two forms of branching: one based on an immediate address and the other based on a register value (Flag reg.)
- Branching involves the shifting of program execution from one point to another.
 - ↳ This is a change in control flow of the program which may be used to perform different actions based on the results obtained so far.
- Jump Instructions: a type of branching where control flow is transferred absolutely, without any memory of the branching point.


The Flag Register

- Branching may be conditional, based on a current state of the processor.
- There is a flag register in the processor to indicate particular cond.
- The condition of one of the flag reg. bits can be used for branching.
 - ↳ e.g. if $jccmp$ is conditioned or a certain flag bit being set, the branching happens if the bit=1 and the program proceeds with the instruction at the branch address. If flag bit=0, execution proceeds normally with next instr. e.g. if the conditional branch instr. is a nop instr.

- The Flag reg. may include flag bits which answer q's like
- ↳ did the last arithmetic op result in overflow?
 - ↳ did it result in a carry from MSB?
 - ↳ was the result of a prev. op zero?
 - etc
- say we want to loop n times some set of computations.
 - ↳ initialise count (stored in Flag reg.) to n.
 - ↳ after one set of computations is over, reduce count by 1
 - ↳ the program can branch to the start of the computations if the count is still not zero.
 - Our processor will have 4 flag bits: Zero, carry, sign, parity.
 - ↳ zero flag is set if the previous ALU op resulted in 0.
 - ↳ carry flag is set if the prev. ALU op resulted in a carry out or borrow from MSB.
 - ↳ S bit copies the sign bit of the last arithmetic operation.
 - ↳ L (if negative).
 - ↳ parity flag counts the number of bits = 1 in the result of the last operation. if this no. is odd then parity is 1.
 - Instructions which do not use ALU (data movement, inst. branching) do not change flag values.



Two Jump Instructions

-  ① $\text{jumpd } \langle \text{FL} \rangle \text{ XX:}$
 - CK1: Epc, LMR, Ipc
 - CK2: RD, EndLIR, endl \Rightarrow find out it's a jumpd $\langle \text{FL} \rangle \text{ XX}$
 - This instruction makes the program jump to address XX if $\langle \text{FL} \rangle$ is true.
 - CK3: Epc, LMR, Ipc, Endif $\langle \text{FL} \rangle$, EFL; SFLC $\langle \text{FL} \rangle$.
 - CK4: RD, Ipc, End.

\rightarrow if $\langle \text{FL} \rangle \neq 1$, then this execution ends and we fetch next.
 if $\langle \text{FL} \rangle = 1$, it goes to clk H, and puts XX in PC.
 The next fetch is from mem. location XX

② $\text{jumpr } \langle \text{FL} \rangle :$

- CK1: Epc, LMR, Ipc } \rightarrow fetch turns out to be jumpr $\langle \text{FL} \rangle$.
- CK2: RD, LIR, endl } This instruction makes the program jump to address [AR]
- CK3: Epc, LMR, Ipc, EPL, endif $\langle \text{FL} \rangle$ if $\langle \text{FL} \rangle$ is true.
- CK4: RD, Ipc, end.

Instruction Fetch

- CK1: Epc, LMR, Ipc } The word at memory location [PC] is read and loaded into the instruction register.
- CK2: RD, LIR.


- The instructions register holds the 8-bit op-code which needs to be decoded to select an action.
- Every instruction needs two clock cycles 100% just to fetch and decode the action.

* The two types of branching studied; one is immediate address and other is register value based, and both are conditional (use $\langle \text{FL} \rangle$)


and Return Instructions

jumping is one kind of branching - it provides no opportunity to return back to the same address

- calls are another kind of branching with the provision to return to the same place.



jump.



call.

- call kind of branching is used to invoke functions in code.

- a function is a block of code that can be invoked from any place in the program.

- The called function performs its operations and when done, the program proceeds from where the function was invoked.

↳ When branching to functions, we need to remember the point of branching so that it can return there at the end of func.

- call instruction invokes the function.

return instruction brings control back to where the call happened.

↳ These instructions can be conditional too.

- calls can be nested - each call has to just return to its right place

To support nested calls, a sequence of return addresses value

needs to be remembered.


↳ The last remembered return address enables the return from the most recent call operation.

- Return addresses will be used in reverse order

from which they are saved.

↳ we stack up the return addresses on a single pile with the latest one placed on top.

- Removals are performed one-at-a-time and from the top of the pile.
- * Such a structure is called a stack.
 - ∴ A call instruction remembers the point to return to by placing the address of the next instruction in the stack.
 - ↳ The address of the next instruction is available in PC, thus PC has to be added to the top of the stack.
 - ↳ The top of the stack needs to be adjusted as more additions may happen to the stack.
- The address to branch to, is given by the call instr.
- The value on top of the stack is used as the address from which the next instruction is fetched when returning.
 - ↳ This value is loaded into PC
 - ↳ The top of the stack needs to be adjusted to reflect this.
- Adding a new element to the stack is called a "push".
Removing an element from the stack is called a "pop".
- Stack Manipulation Instructions
 - The "System Stack" is stored in memory (RAM) so that it can have large capacity.
 - Inside the processor, there is a special register called the Stack Pointer.
 - ↳ This holds the address of the next empty location in the system stack.
 - ↳ Its value is decremented by 1 when a value is pushed onto it and incremented by 1 when it is popped out of it. ∴ SP is initialised to highest address of the stack.



- turns out (for us), the S.P. is always locating ~~and~~ the topmost value in the stack.
(implement push/pop accordingly).

Implementing Branching and Stack Instructions

- ① push < R > : store the value in < R > into the topmost of operation of the stack pile.


DR3: DSP L :: SP is pointing to the top word, due to fixed empty space.
 DRH: E_{SP}, LMR ; ~~SP = SP + 1~~ (load this add of empty space) for new val.
 DR5: EPC, WR, end; SEQ & < R > → put this val.

∴ decrement takes place at the falling edge, we need to use a full microinstruction for this.

↳ can fix by designing SP-reg. in a way that it decrements during the edge and increments for +ve edge. (like for now).

- ② cd < PC > xx

DR3: EPC, LMR,
 IPC, EPC,
 end if (PC) !



Loads PC into MR inc8
 PC checks for flag.
 If OK branches
 continue next fetch.
 If PC at next loc.
 already.

DRH: RD, LOR, DSP; ⇒ xx is in DR.
 SP is pointing to empty position at the top of the pile (has its new loc. written).

DR5: EPC, LMR.

↳ Store this vacency (in stack) in MR
 address

DR6: EPC, WR ⇒ at this vacency in stack, it writes the location of ?.

DR7: EPC, WR, end ⇒ stored "xx" val, which is probably some address to a func. block, into PC. This is a call !!

③ $\text{POP } \langle R \rangle$: load the SP's address into $\langle R \rangle$ and inc SP.

JK3: ESP, LMR, ISP

JKH: RD, LR01, end SROSE $\langle R \rangle$.

④ $\text{RET } \langle FL \rangle$: put SP's address val into PC so that we return for next fetch.


JK3: ~~ESP, LMR, ISP~~ EFL, endif $\langle FL \rangle$; SFLE $\langle FL \rangle$.

JKH: ESP, LMR, ISP


JKS: RD, LPC, end.

• Instructions for branching and stack manipulation

⑤ CR<FL> : call instruction to branch to ^{an} the address, looking it as PAR3's value.

CR3: EFL, end if <FL> ; SFL ← <FL>. 

CR4: Dsp → SP showing top of pile  after fetch.

CR5: ESP, LMR → store this add. in MAR  (return here only)

CR6: EPC, WR → write address of PC in stack.

CR7: EAR, LPC, end → replace pc with PAR3 : next ifetch can start the function

3//.