

-D Digital Counter




-D Digital Counter Flip-Flop-Level


	STATE					
T='1'	OUT_COUNT<3>	OUT_COUNT<2>	OUT_COUNT<1>	OUT_COUNT<0>		
T='1'	0	0	0	0	t _o	
T='1'	0	0	0	1	t ₀ +1	
T='1'	0	0	1	0	t ₀ +2	
T='1'	0	0	1	1	t ₀ +3	
T='1'	0	1	0	0	t ₀ +4	
T='1'	0	1	0	1	t ₀ +5	
T='1'	0	1	1	0	t ₀ +6	
T='1'	0	1	1	1	t ₀ +7	
T='1'	1	0	0	0	t ₀ +8	
T='1'	1	0	0	1	t₀+9	
T='1'	1	0	1	0	t ₀ +10	
T='1'	1	0	1	1	t ₀ +11	
T='1'	1	1	0	0	t ₀ +12	
T='1'	1	1	0	1	t ₀ +13	
T='1'	1	1	1	0	t ₀ +14	
T='1'	1	1	1	1	t ₀ +15	




Input		つらたからた		
T(to-1)	(ب ^{ه-ع})	Q(L O)	Qn(to)	
O	0	0	1	
0	1	1	0	
1	0	1	B	
1	1	0	1	




- Il segnale clock dell'i-esimo T-Flip-Flop e' il Q uscita del precedente flip-flop.




	STATE				
T='1'	OUT_COUNT<3>	OUT_COUNT<2>	OUT_COUNT<1>	OUT_COUNT<0>	
T='1'	0	0	0	0	t _o
T='1'	0	0	0	1	t ₀ +1
T='1'	0	0	1	0	t ₀ +2
T='1'	0	0	1	1	t ₀ +3
T='1'	0	1	0	0	t ₀ +4
T='1'	0	1	0	1	t ₀ +5
T='1'	0	1	1	0	t ₀ +6
T='1'	0	1	1	1	t ₀ +7
T='1'	1	0	0	0	t ₀ +8
T='1'	1	0	0	1	t ₀ +9
	***	•••	•••	***	
T='1'	1	1	1	1	t ₀ +15




-D Registers



- Utilizzato per archiviare dati
- Hanno un dato di Input
 (la word da scrivere)
 e un Output (word scrita)





-P Esercizio

Progettare un'interfaccia di comunicazione seriale/parallela. (1-04) che riceve dati in ingresso (DATA_IN) in modo parallelo (REG_DATA).

Il circuito digitale che implementa la comunicazione ha le seguenti caratteristiche:

- si hanno a disposizione solo Flip Flap -D
- Enable e Reset

Disease on TIME-DIAGRAM

