



→ Sequential Digital Circuits



- Circuito combinatorio evolve i segnali di ingresso (temporalmente)
- Dimenticano gli eventi passati.
- No Memory elements



- Circuiti digitali sequenziali operano come una funzione di
 - segnali input (time-evolution) X
 - actual / present State (S_n)

- Output:

↳ Il risultato dei segnali digitali Y
 the future state
 S_{n+1}

FSM → Input Signals (x), Output Signal (y)

Actual State, output function (fout)
 Next-State function (F_{ns})

→ Memory Elements

Set-Reset Latch (SRL)

no 10 stato
→ Q_{t-1}








diagramma
a
stati. →

INPUT			OUTPUT	
S	R	Q_{t-1}	Q_t	Q_{nt}
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	0	1
1	0	0	1	0
1	0	1	1	0
1	1	0	und	und
1	1	1	und	und





Set-Reset Latch con Enable



INPUT				OUTPUT	
E	S	R	Q_{t-1}	Q_t	Q_{nt}
0	x	x	0	0	1
0	x	x	1	1	0
1	0	0	0	0	1
1	0	0	1	1	0
1	0	1	0	0	1
1	0	1	1	0	1
1	1	0	0	1	0
1	1	0	1	1	0
1	1	1	0	und	und
1	1	1	1	und	und

Dlatch Symbol con Enable



INPUT		OUTPUT	
E	D	Q_t	Q_{nt}
0	x	Q_{t-1}	Q_{nt-1}
0	0	0	1
0	1	1	0
1	0	0	1
1	1	1	0


Data Latch (DL) memorizza un bit specifico e opera sotto l'enable.

\downarrow
 $SET = D$
 $RESET = \text{not}(D)$

se $E = 0$ lo stato non cambia.
 se $E = 1$ posso cambiare lo stato del bit

⚠ Con il diagramma-tempo Q è uguale D quando Enable è alto (=1)


Edge-Triggered D-Flip-Flop



DFF può essere attivato dal fronte di salita o il fronte di discesa

INPUT			OUTPUT
D	Q_{t-1}	CLK	Q_{nt}
0	0	\uparrow	0
0	0	\downarrow	0
0	1	\uparrow	0
0	1	\downarrow	1
1	0	\uparrow	1
1	0	\downarrow	0
1	1	\uparrow	1
1	1	\downarrow	0

Master-Slave Edge-Triggered D-Flip-Flop




	INPUT		OUTPUT	
	D	Edge	Q_t	Q_{t-1}
NO	0	↑	0	1
TOGGLE	1	↑	1	0

sono 2 DFF in cascata

Il master al segnale clock invertito

⚠ Quando il master lavora lo slave tiene l'output, quando lo slave lavora il master è spento.

JK-Flip-Flop



no toggle

reset

set

toggle

INPUT			OUTPUT	
J	K	Q_{t-1}	Q_t	$Q_{n,t}$
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	0	1
1	0	0	1	1
1	0	1	1	0
1	1	0	1	0
1	1	1	0	1

JK Flip-Flop (JK-FF)


può essere attivato dal fronte di salita/ discesa.

J fa il set

K fa il reset

→ se $J=K=1$ allora $Q_t = \text{not}(Q_{t-1})$

T-Flip-Flop - Truth Table



Toggle Flip-Flop (TFF) può essere attivato con il fronte di salita o discesa

Se $T=1$ allora


$$Q_t = \text{not}(Q_{t-1})$$

Se $T=0$ allora

$$Q_t = Q_{t-1}$$

Esercizi


1)




NAND port è
0 quando entrambi
sono a 1

NAND		
A	B	OUT
0	0	1
0	1	1
1	0	1
1	1	0


	INPUT			OUTPUT	
	S	R	Q_{t-1}	Q_t	Q_{nt}
undefined	0	0	0	X	X
	0	0	1	X	X
reset	0	1	0	1	0
	0	1	1	1	0
set	1	0	0	0	1
	1	0	1	0	1
hold	1	1	0	0	1
	1	1	1	1	0



- la condizione ($S=0$ e $R=0$) porta a due modalità operative contraddittorie



2) Design un circuito logico che ha l'obiettivo di eliminare lo stato indefinito (U) nel NOR-SRL



INPUT			OUTPUT		
S	R	PRI	Si	Ri	
0	0	0	0	0	} hold
0	0	1	0	0	
0	1	0	0	1	} reset
0	1	1	0	1	
1	0	0	1	0	} set
1	0	1	1	0	
1	1	0	0	1	} unde.
1	1	1	1	0	

SR

	00	01	11	10
Si	0	0	0	1
PRI	1	0	0	1

\rightarrow

$$S_i = S \cdot \bar{R} + \text{PRI} \cdot S$$

$$R_i = R \cdot \bar{\text{PRI}} + \bar{S} \cdot R$$