



Input $X = 3 \text{ bit}$



1° Registro

— D SIPO → scelto così la mia FSM riceve
come parametro in input
una sola variabile (X=001)

I registri sono
composti da D-Flip-Flop


D : in
clk : in
enable : in
Q : out

enable?


↓
se reset 1
enableRO 1


enableRX
enableTX
enableSt
enableS-
enableC2
enableEQ

3 sipo → 1 da 3 bit → X
→ 2 da Nb bits → A e B





Ogni Enable é in AND con Reset










State
RX



State
Tx














fsm Done

