



→ D Latch → componente di memoria




Enable comanda

Su Model Sim

```
process(D, clk)
begin
  if clk = '1' then
    Q <= D;
    QN <= not(D);
  end if;
end process;
```

```
Q <= D when clk = '1' else Q;
QN <= not Q;
```


→ Master-Slave Edge D-Flip-Flop



	INPUTS		OUTPUTS	
NO TOGGLE	0	↑	0	1
	1	↑	1	0

Il clock dà l'enable e fa cambiare stato.

→ Registers




DATA_OUT <= support_signal1;
support_signal2 <= DATA_IN

} input e output

gl: for k in Nb-1 downto 0 generate
 ni : flip_flop-D part map (...)
end generate;

} genero i
flip flop

→ Multiplexer → seleziono il bit da prendere



```

if SEL = 0
  OUT_MUX = DIN(0)
else
  OUT_MUX = DIN(1)
endif;

```

$$Din = 2^{SEL}$$

