

Proiect CID:

Proiectarea unui Automat de Tranziții folosind un numărător, utilizând MUX 8:1

Proiect realizat de Mandache Stefan , grupa 2124 , semigrupa 2 Rezolvarea pe hartie a temei . pag 3-4

Testarea circuitului combinational . pag 5

Circuitul combinational . pag 6

Simularea circuitului combinational . pag 7-8


Testare numarator . pag 9


Numarator pe 3 Biti . pag 10

Simulare Numaratorului . pag 11


Implementarea in vivado cu ajutorul limbajului de programare VHDL . pag 10

Rezolvarea pe hartie a temei si desenele pentru MUX si NUMARATOR





Testarea MUX-ului 8:1;



Circuit Combinational MUX 8:1;

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using ...
entity MUX_8_1 is
   Port ( i0 : in STD_LOGIC;
          il : in STD_LOGIC;
          i2 : in STD_LOGIC;
          i3 : in STD_LOGIC;
          i4 : in STD LOGIC;
          i5 : in STD LOGIC;
          i6 : in STD LOGIC;
          i7 : in STD LOGIC;
          a2 : in STD_LOGIC;
          al : in STD_LOGIC;
          a0 : in STD_LOGIC;
          y : out STD_LOGIC);
end MUX_8_1;
architecture Behavioral of MUX_8_1 is
signal a :std_logic_vector(2 downto 0);
begin
a<=a2 & a1 & a0;
with a select
         Y <= i0 when "000",
                 il when "001",
                 i2 when "010",
                 i3 when "011",
                 i4 when "100",
                 i5 when "101",
                 i6 when "110",
                 i7 when others;
end Behavioral;
```


Simulare MUX 8:1:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity sim_MUX_8_1 is
-- Port ();
end sim_MUX_8_1;
architecture Behavioral of sim_MUX_8_1 is
component MUX_8_1 is
   Port ( i0 : in STD_LOGIC;
il : in STD_LOGIC;
        i2 : in STD_LOGIC;
        i3 : in STD_LOGIC;
        i4 : in STD LOGIC;
        i5 : in STD_LOGIC;
        i6 : in STD LOGIC;
        i7 : in STD_LOGIC;
        a2 : in STD_LOGIC;
        al : in STD_LOGIC;
        a0 : in STD LOGIC;
        y : out STD_LOGIC);
end component MUX_8_1;
signal i0,i1,i2,i3,i4,i5,i6,i7,a2,a1,a0,y:std_logic;
process
i0<='0'; wait for 2ns;
i0<='1'; wait for 2ns;
end process;
begin
il<='0'; wait for 4ns;
il<='l'; wait for 4ns;
```

```
process
begin
i2<='0'; wait for 5ns;
i2<='1'; wait for 5ns;
end process;
process
begin
i3<='0'; wait for 10ns;
i3<='1'; wait for 10ns;
end process;
process
begin
i4<='0'; wait for 15ns;
i4<='1'; wait for 15ns;
end process;
process
begin
i5<='0'; wait for 20ns;
i5<='1'; wait for 20ns;
end process;
process
begin
i6<='0'; wait for 25ns;
i6<='1'; wait for 25ns;
end process;
process
begin
i7<='0'; wait for 30ns;
i7<='1'; wait for 30ns;
end process;
process
 begin
 a2<='0'; wait for 35ns;
 a2<='1'; wait for 35ns;
end process;
process
 begin
 al<='0'; wait for 40ns;
 al<='1'; wait for 40ns;
end process;
process
 begin
 a0<='0'; wait for 45ns;
 a0<='1'; wait for 45ns;
end process;
```

end Behavioral;

Testare Numarator:



Numarator pe 3 Biti:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
-- Uncomment the following library declaration if using...
entity NUM1 is
   Port ( d : in STD_LOGIC_VECTOR (2 downto 0);
          clk : in STD_LOGIC;
          r : in STD LOGIC;
          en : in STD_LOGIC;
          ld : in STD LOGIC;
          q : out STD LOGIC VECTOR (2 downto 0));
end NUM1;
architecture Behavioral of NUMl is
   signal qint : STD_LOGIC_VECTOR(2 downto 0) := "011";
    process(clk, r)
   begin
       if r = '1' then
           qint <= "011";
        elsif rising_edge(clk) then
          if ld = '0' then
              qint <= d;
           elsif ld = 'l' and en = 'l' then
              qint<=qint+1;
            else
               qint <= qint;
           end if;
        end if;
    end process;
    q <= qint;
end Behavioral;
```

Simulare Numaratorului:

```
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
) -- Uncomment the following library declaration if using...
entity sim_num is
 -- Port ();
end sim_num;
architecture Behavioral of sim_num is
component Project is
     Port ( clk : in STD_LOGIC;
           r : in STD LOGIC;
            en : in STD_LOGIC;
            ld : in STD LOGIC;
            q : out STD_LOGIC_VECTOR (2 downto 0));
end component Project;
 signal clk,r,en,ld:std_logic;
 signal q: std logic vector(2 downto 0);
 begin
UUT : Proiect port map (clk=>clk,
 r=>r,
 en=>en,
 ld=>ld,
) q=>q);
 r<='0' after Ons,
 '1' after 15 ns,
 '0' after 20 ns,
 '1' after 35 ns,
  '0' after 40 ns,
  '1' after 55ns;
 ld<='1' after Ons;
  en<='l'after Ons;
process
 begin
 clk<='0'; wait for lns;
 clk<='l' ; wait for lns;
end process;
```

Implementarea in vivado cu ajutorul limbajului de programare VHDL:

```
library IEEE;
 use IEEE.STD LOGIC 1164.ALL;
] -- Uncomment the following library declaration if using...
entity sim_num is
 -- Port ();
end sim_num;
architecture Behavioral of sim_num is
component Project is
     Port ( clk : in STD_LOGIC;
           r : in STD_LOGIC;
            en : in STD LOGIC;
           ld : in STD LOGIC;
           q : out STD_LOGIC_VECTOR (2 downto 0));
end component Project;
 signal clk,r,en,ld:std_logic;
 signal q: std logic vector(2 downto 0);
 begin
UUT : Proiect port map (clk=>clk,
 r=>r,
 en=>en,
 ld=>ld,
; (p<=p
 r<='0' after Ons,
 '1' after 15 ns,
 '0' after 20 ns,
 '1' after 35 ns,
 '0' after 40 ns,
 '1' after 55ns;
 ld<='1' after Ons;
 en<='l'after Ons;
process
 clk<='0'; wait for lns;
 clk<='1'; wait for lns;
end process;
```