

Assignment 05 – UART RX

Documentation

Assignment Protocol

Fachhochschule Vorarlberg ET-Dual

HDL - Hardware Description Layer




Figure 1: Function of UART RX (Src.: Mitterbacher)

Author: Stefan Duenser

Dornbirn, 09/12/2021

1. Task description

UART is a digital serial interface that is often used for data exchange between CPU and external peripheries.

After implementing the UART Transmit interface during the lecture, the goal of this 5th assignment was to implement the corresponding Receive interface. This way data can not only be sent.

Data should be received as follows:

- from an idle state the state transitions to the start state via a start bit.
- then 8 data bits follow
- followed by a stop bit before the state changes back to the IDLE state.

The data bits are handled in such a way that the data is sampled after half of the data bit width has elapsed.




Figure 2: UART RX input and outputs (Src.: Mitterbacher)

The block diagram in Fig. 3 clearly shows which stages the UART RX must pass through to successfully receive data. Fig. 1 also shows how the communication is structured.




Figure 3: Block diagram of UART RX (Src.: Mitterbacher)

2. Source code

The UART RX is implemented via a finite state machine (FSM). The width of the bits as well as the number (counter) of the bits is solved via memory blocks in an always_ff. The states rx_ready (ready to receive data) and rx_error (framing error) are also stored. Therefore, logic temporary variables were needed to set the information in the combinatorial part (Fig. 6) so that it could be stored late. To save memory space, the logic was implemented in an always_comb (Fig. 6).

In comparison to the UART TX, and also to separate the states cleanly, the state SMPL (sample) was introduced for the UART RX. Fig. 1 shows when the data is sampled. The block diagram (Fig. 3) shows the switching condition for the next state.

Figure 4: UART RX inputs and claculation of UART bit widthcount

```
state <= state next;
// --- WIDTHCNT counter --- always_ff @(negedge rst_n or posedge clk50m) begin : widthcnt_counter
        if(~rst_n) begin
widthcnt <= '0;
       else if(widthcnt_load) begin
   widthcnt <= WIDTHCNT_INIT;</pre>
            widthcnt <= widthcnt - 1'b1;
// --- BITCNT counter --- always_ff @(negedge rst_n or posedge clk50m) begin : bitcnt_counter
        if(~rst_n) begin
bitcnt <= '0;
             bitcnt <= '0:
      bitcnt <= bitcnt + 1'b1;
// --- FF to save flag <a href="mailto:rx_ready">rx_ready_flag</a>
always_ff @(negedge rst_n or posedge clk50m) begin : <a href="mailto:rx_ready_flag">rx_ready_flag</a>
if@-rst_n || -receive_ready) begin
| rx_ready <= 1'b0;
       else if(receive_ready) begin rx_ready <= 1'b1;
            rx_ready <= rx_ready;
// --- FF to save flag rx_error ---
always_ff @(negedge rst_n or posedge clk50m) begin : rx_error_flag
if(~rst_n || ~receive_error) begin
      else if(receive_error) begin
rx_error <= 1'b1;
             rx_error <= rx_error;
```

Figure 5: Definition of finite state machine (FSM) of the UART RX

```
always_comb begin : fsm_comb
         // Default values
         state_next = state;
rx_idle = 1'b0;
         widthcnt_load = 1'b0;
         bitcnt_init = 1'b0;
          bitcnt_inc
                        = 1'b0;
          case(state)
              IDLE: begin
                  rx_idle
                                = 1'b1;
                  bitcnt_init = 1'b1;
                  if(rx == 1'b0) begin
                     state_next = START;
receive_error = '0;
                      widthcnt_load = 1'b1;
               START: begin
                  receive_error = 1'b0;
                  receive_ready = 1'b0;
                  if(widthcnt_zero) begin
                     state_next = SMPL;
widthcnt_load = 1'b1;
                      bitcnt_init = 1'b1;
                  end
               SMPL: begin
                  if(widthcnt_sample) begin
                     state_next = DATA;
                      rx_data[bitcnt] = rx;
               end
              DATA: begin
                  if((widthcnt_zero) && (bitcnt < 3'd7)) begin
                      state_next = SMPL;
                      widthcnt_load = 1'b1;
                      bitcnt_inc = 1'b1;
                  else if((widthcnt_zero) && (bitcnt >= 3'd7)) begin
                      state_next
                                     = STOP;
                      widthcnt_load = 1'b1;
                  else if (widthcnt_sample == SAMPLECNT_INIT) begin
                                    = SMPL;
                      state_next
               STOP: begin
                  if(rx == 1'b0) begin
                      receive_error = 1'b1;
                 if(widthcnt_zero) begin
                   state_next = IDLE;
                     receive_ready = 1'b1;
               end
               default: begin
                  state_next = IDLE;
          endcase
178
       end
       endmodule
```

Figure 6: Implementation of block diagram

3. Testbench

The UART RX was tested in a corresponding testbench. The UART TX, already described in the lecture, was used to send constant default values (default assignment). The function check_uart_rx serves to simplify the general queries whether the reception of the data worked as expected or not.

New in contrast to the previous assignments was that combinatorial logic was also required in the testbench. The purpose of this was to provoke a framing error in the testbench. In Fig. 8 you can see that the combinatorial logic checks whether an error is present or not. When checking the correctness of the data reception, it can then be reacted to.

The test should always be terminated when a byte has been successfully received. This is the case when the state changes back to IDLE after the stop bit as recognition for the end of the reception. Afterwards a waiting time was inserted, in order to be able to keep the individual test bytes better apart.

Figure 7: Modulation of the testbench for the UART RX

Figure 8: Clock definition, frame error manipulation and check function

```
$display("----");
          $display("Check for 0x5A");
          @(negedge clk50m);
          tx_data = 8'h5A;
tx_start = 1'b1;
          #100ns;
          tx_start = 1'b0;
137
          @(posedge rx_idle);
          @(negedge clk50m);
          error_cnt = check_uart_rx(error_cnt, rx_data, tx_data, rx_ready, rx_idle, rx_error);
          #10us:
          $display("----");
          $display("Check for 0x00");
          @(negedge clk50m);
          tx_data = 8'h00;
tx_start = 1'b1;
          #100ns;
          tx_start = 1'b0;
          @(posedge rx_idle);
          @(negedge clk50m);
          error_cnt = check_uart_rx(error_cnt, rx_data, tx_data, rx_ready, rx_idle, rx_error);
          #10us;
          $display("-----
          $display("Check for 0xFF");
          @(negedge clk50m);
          tx_data = 8'hFF;
          tx_start = 1'b1;
          #100ns;
          tx_start = 1'b0;
          @(posedge rx_idle);
          @(negedge clk50m);
          error_cnt = check_uart_rx(error_cnt, rx_data, tx_data, rx_ready, rx_idle, rx_error);
          #10us:
          $display("-----
          $display("Check for a forced framing fault");
          @(negedge clk50m);
          tx_data = 8'h00;
tx_start = 1'b1;
          #100ns;
          tx_start = 1'b0;
          #85us;
          rx_error_active = 1'b1;
          error = 1'b0;
          #1us;
          rx_error_active = 1'b0;
          @(posedge rx_idle);
180
          @(negedge clk50m);
          error_cnt = check_uart_rx(error_cnt, rx_data, tx_data, rx_ready, rx_idle, rx_error);
          $display("-----
          $display("Check if the fault is cleared when a new frame starts");
          @(negedge clk50m);
          tx_data = 8'hFF;
tx_start = 1'b1;
          #100ns
          tx_start = 1'b0;
          @(posedge rx_idle);
          @(negedge clk50m);
          error_cnt = check_uart_rx(error_cnt, rx_data, tx_data, rx_ready, rx_idle, rx_error);
```

Figure 9: Test of the UART RX

4. Verification

In the Wave Window you can see very well that the counters for the bit width and the bit counter are displayed in analog form. This makes it easier to recognize the exact intersection points of the individual signal entries.




Figure 10: Wave form of the UART RX

```
Welcome to the testbench for an UART Reseive (tb_uart_rx)
Start with a reset
Check for 0xA5
Received UART message equals Sent UART message
UART RX: a5
UART TX: a5
Flag ready: 1
Flag error: 0
Flag idle: 1
Received UART message equals Sent UART message
UART RX: 5a
UART TX: 5a
Flag ready: 1
Flag error: 0
Flag idle: 1
Received UART message equals Sent UART message
UART RX: 00
UART TX: 00
Flag ready: 1
Flag error: 0
Flag idle: 1
Check for 0xFF
Received UART message equals Sent UART message
UART RX: ff
UART TX: ff
Flag ready: 1
Flag error: 0
Flag idle: 1
Check for a forced framing fault
Received UART message equals Sent UART message
UART RX: 00
UART TX: 00
Flag ready: 1
Flag error: 1
Flag idle: 1
Check if the fault is cleared when a new frame starts Received UART message equals Sent UART message
UART RX: ff
UART TX: ff
Flag ready: 1
Flag error: 0
Flag idle: 1
Errors occoured during the testing:
                                                                0
Testbench for the UART Receive finished (tb_uart_rx)
```

Figure 11: Log file of the UART RX