

Assignment 04 - CPU

Documentation

Assignment Protocol

Fachhochschule Vorarlberg ET-Dual

HDL - Hardware Description Layer




Figure 1: CPU block diagram (Src.: Mitterbacher)

Author: Stefan Duenser

Dornbirn, 24/11/2021

1. Task description

1.1 Instruction Demultiplexer

The instruction demultiplexer (instr_demux) serves to control the CPU. At the input a 16Bit wide input signal is sent to the multiplexer, which splits the signal into the single bits (e.g. 6 command bits for the ALU - zx, nx, zy, ... or 3 command bits for the Jump Controller). For the instruction demultiplexer the corresponding source code and a testbench should be implemented. The values according to Fig. 2 are to be tested.

Command	Assembler	Instruction (refer to Figure 3 and Figure 2)
Load A to the value 0x7FFF	@32767	0 111_1111_1111 (type A)
Load A to the value 0x0000	@0	0 000_0000_0000_0000 (type A)
Set D to 1	D = 1	111_0_111111_010_000 (type C)
		a = 0
		c = 111111 (=1)
		d = 010 (destination is D)
		j = 000 (no jump)
Add D+A and store the result in D	D = D + A	1 11_0_000010_010_000
		a = 0
		c = 000010 (addition)
		d = 010 (destination is D)
		j = 000 (no jump)
Increment A and store the result	M=A+1	1 11_0_110111_001_000
in the memory.		a = 0
		c = 110111 (A+1)
		d = 001 (destination is M)
		j = 000 (no jump)

Figure 2: Examples for testing the instruction demultiplexer

1.2 CPU

The CPU - Central Processing Unit - is the "brain" of a PC. The CPU combines the ALU, the program counter as well as the registers in which the values to be calculated by the ALU are stored res. in which the result from the ALU can be stored. Via the input at the instruction multiplexer an instruction may be entered from outside to the CPU. The command can contain e.g. on which register the results of the ALU should be written or what the program counter should do next. The jump controller inside the CPU controls the program counter and tells it whether it should jump to a certain address (load) or whether it should simply increment.

The jump controller is to be implemented within the CPU.

2. Source code

2.1 Instruction demultiplexer

The right figure (Fig. 3) shows that the command bits are not grouped on a bus. The reason is that otherwise the convenient .* operator could not have been used in the testbench when instantiating the DUT. This saves the work of creating the bus for the control bits - in the end, the amount of work without a bus is no greater than with a bus.

```
always comb begin : instruction demux
                        instr_type
                                                = instr[DW-1];
38

39

40

41

42

43

44

45

46

47

48

49

51

52

53

55

56

67

68

66

67

68
                        if(instr_type == 1'b0) begin
                                                      = 1'b0;
= 1'b0;
                             instr_v[DW-1]
                             cmd_a
                             cmd_c1
cmd_c2
                                                          1'b0;
                       else if(instr_type == 1'b1) begin
  instr_v[DW-1] = 1'b0;
  cmd_a = instr[DW-4];
                             cmd_c1
                             cmd_c2
                                                          instr[DW-6]
                                                          instr[DW-7];
instr[DW-8];
                                                           instr[DW-9]
                                                          instr[DW-10]
                                                          instr[DW-11];
                                                          instr[DW-13];
                                                          instr[DW-14];
                                                           instr[DW-15];
```

Figure 3: Description of the instr_demux

2.2 CPU

As mentioned at the beginning, the Hack CPU consists of the ALU, the program counter, the instruction demultiplexer, the jump controller as well as a D-register and an A-register. Therefore, all hardware descriptions from the previous assignments have been combined for the CPU. A similar procedure was used for the instantiation of the DUT in the testbench. Finally, all individual components were wired together in the source code. Combinatorial logic was used for the description of the multiplexers in the ALU and the A-register.

```
= mload;
= alu_out;
= a;
= inM;
= instr[DW-1];
```

Figure 5: Wiring of the CPU components

(alu ng)

instr demux #(.DW (DW)) instr demux(

(dload), (mload),

(rst_n),
(clk50m),
(pc_load),
(pc_inc),
(a_pcount),

(rst_n),
(clk50m),
(dload),
(alu_out),
(d)

(alu_ng),

(d), (y), (cmd_c1), (cmd_c2), (cmd_c3),

.cmd_d2 .cmd_d3

.inc .cnt_in

// Wiring the D-Registed dreg #(.W (DW)) dreg (

// Wiring the jump control
jump_ctrl (
 .zr (alu_zr),

alu #(.W (DW)) alu (

.rst_n .clk50m .load

Figure 4: Local variables for the CPU wiring

always_comb begin : areg_aload if(instr_type == 1'b1) begin aload = cmd_d1; else if(instr_type == 1'b0) begin aload = 1'b1; always_comb begin : areg_ad if(instr_type == 1'b1) begin
 ad = alu_out; else if(instr_type == 1'b0) begin always_comb begin : alu_y $if(cmd_a == 1'b1) begin$ y = m; end else if(cmd_a == 1'b0) begin

Figure 6: Combinatorial logic for the multiplexer (for areg and ALU)

3. Testbench

3.1 Instruction demultiplexer

Since the control bits (cmd_c, cmd_d, cmd_j) are passed to control the bits of a function, a bus was created within the testbench for c, d and j respectively. Under comment (2) (Fig. 7) the simple instance of the DUT can be seen.

Figure 7: Wiring, instance and local parameters for the DUT

Figure 8: Function to test the instr_demux

Figure 9: Testing of the instr_demux

3.2 CPU

The complete CPU can be controlled at the instr input via a 16 bit instruction. If the first bit is 0, it is an A command and the ALU does not perform any calculations. The output addressM changes, the output outM is not changed. Vice versa with a C-command (first bit at instr-command is 1) the D-register and the ALU is used. The output of the result from the ALU is put out at the output outM. Five instructions are tested according to the table in Fig. 2.

```
// (1) DUT wiring
localparam DWTB = 16;
 localparam AWTB = 15;
localparam PWTB = 14;
                                        writeM;
instr;
logic [DWTB-1:0]
logic [DWTB-1:0]
logic [DWTB-1:0]
logic [AWTB-1:0]
 logic [PWTB-1:0]
// (2) DUT instance cpu #(.DW (DWTB), .AW (AWTB), .PW (PWTB)) dut (.*);
// (3) DUT stimulation
// Define the testing values
`define MAX_CONST
  define MIN CONST
                                                               16'h0000
                                                                                      // 0000_0000_0000_0000
// 111_0_111111_010_000
 define D_EQUALS_ONE
`define D_AND_A_STORE_D
`define INC_A_STORE_M
`define CLOCK_PERIOD_HALF
                                                               16'hEFD0
16'hE090
                                                                                      // 111_0_000010_010_000
// 111_0_110111_001_000
                                                               16'hEDC8
int error_cnt = 0;
logic run_sim = 1'b1;
 // Function to check the writeM enable flag
function int check_writeM (logic writeM, logic expected_writeM, int error_cm
         int errorCount:
        int errorCount;
errorCount = error_cnt;
assert(writeM == expected_writeM) begin
$display("Output writeM equals expected");
$display("Expected writeM: %b", expected_writeM);
$display("writeM: %b", writeM);
                $error("Output writeM does not equal the expected");
$display("Expected writeM: %b", expected_writeM);
$display("writeM: %b", writeM);
                 errorCount++;
         return errorCount;
```

Figure 10: CPU DUT wiring and testing verification function

Figure 11: Check CPU operations described in Fig. 1

4. Verification

4.1 Instruction demultiplexer




Figure 12: Output wave of the demultiplexer

```
Check the A-instruction - constant random value
Input equals expected output
Input: Sea2 = 0101111010100010
instr_v: Sea2 = 0101111010100010
Expected Output: Sea2 = 0101111010100010
Output: Sea2 = 0101111010100010
instr_type: 0
Check the C-instruction -> D (=1) is set for output 1
Input equals expected output
Input: efd0 = 1110111111010000
instr_v: 6fd0 = 0110111111010000
Expected Output: 6fd0 = 0110111111010000
Output: 6fd0 = 0110111111010000
instr_type: 1
cmd a: 0
                                  6fd0 = 1 0 1111111 010
 cmd_a:
                                           010
000
 j:
 Check the C-instruction -> D = D + A
Check the C-instruction -> b = f x
Input equals expected output
Input: e090 = 1110000010010000
instr_v: 6090 = 0110000010010000
Expected Output: 6090 = 0110000010010000
Output: 6090 = 0110000010010000
 instr type:
 cmd_a:
                                            000010
010
 d:
 j:
Check the C-instruction -> M = A + 1
Input equals expected output
Input: edc8 = 1110110111001000
instr_v: 6dc8 = 0110110111001000
Expected Output: 6dc8 = 0110110111001000
Output: 6dc8 = 0110110111001000
 instr_type:
cmd_a:
                                            110111
 c:
                                            001
000
 Errors occoured during the testing:
 Testbench for the instruction demultiplexer finished (tb_instr_demux)
```

Figure 13: Log-file with instr_demux function verification

4.2 CPU

To initialize the registers to 0, a reset is performed first. For this rst_n is set to 0 for 100ns (reset) before the CPU input is set to 1 again at the next clock edge - the CPU can "work" again.




Figure 14: Wave form of the CPU

```
Check the A-instruction +++
Check for the MAX-CONSTANT - @32767
Output writeM equals expected
Expected writeM: 0
writeM: 0
A-instructions do not affect the ALU and so outM has to be 0x0000
Output outM equals the expected
Expected outM: 0000 = 000000000000000
OutM: 0000 = 000000000000000
Output addressM: 7fff = 11111111111111
addressM: 7fff = 11111111111111

AddressM: 7fff = 111111111111111
Expected writeM: 0
Check for the constant ZERO - @O
Output writeM equals expected
Expected writeM: 0 writeM: 0
+++ Check the C-instruction +++
Checkt the function D = 1
Output writeM equals expected
Expected writeM: 0
 writeM:
Checkt the function D = D + A
Output writeM equals expected
Expected writeM: 0
 writeM:
writeM:

Output outM equals the expected

Expected outM: 0001 = 000000000000001

outM: 0001 = 000000000000001

C-instructions do not affect the A-register and so addressM must be 0x0000
Checkt the function M=A+1
Output writeM equals expected
Expected writeM: 1
 writeM:
Errors occoured during the testing:
```

Figure 15: Log-file with the verification of the CPU