

Assignment 03 – Register, program counter and memory

Documentation

Assignment Protocol

Fachhochschule Vorarlberg ET-Dual

HDL - Hardware Description Layer




Figure 1: Hack CPU (Src: Mitterbacher, https://www.nand2tetris.org)

Author: Stefan Duenser

Dornbirn, 10/11/2021

1. Task description

D-Register

As described in the last assignment, values calculated by the ALU are first loaded from a memory and the result is then also stored in a memory. This memory can be realized via D-flip flops. If you connect 16 D-FF together, you get a 16-bit D register. The first part of this assignment was to implement such a D register.

Program Counter

The program counter is a special register within the CPU. In the memory cells of the register the instructions are stored which the CPU is currently executing or must execute next. The program counter is a pointer that points to the location that contains the next instruction to be executed. In this assignment this program counter shall be described and tested hardware-wise. It shall be possible to load an address value and incrementing the address value. The value at the output may only change at an edge of the clock.

16k RAM memory

Registers can only provide limited memory. For larger amounts of data, memories such as RAMs are therefore used. Random Access Memories (RAM) store the data in cells which can be accessed via an address pointer. The assignment was only about the implementation of the testbench. It has to be checked whether it is possible to write into the memory cells and whether the data written into them corresponds to what was expected, i.e. whether the writing was successful.

2. Source code

2.1 D-Register

As can be seen in the figure below (Fig. 2), combinatorial logic is no longer sufficient for the implementation of a D register. In this case, sequential logic has been added. With sequential logic it becomes possible to store a calculated result and load it again, e.g. to increment it again and store it again. Theoretically, it would have been possible to place the combinatorial part in the always_ff (sequential part) as well. For better readability and easier understanding, the combinatorial and the sequential part were separated. It is important that no "=" operator are made in the sequential part. Instead, a "<=" is used.

Another advantage of the separation is that the sequential part remains the same for many memory blocks and only the combinatorial part changes.

Figure 2: Source code for a D-Register with sequencial and combinatorial logic

2.2 Program Counter

As already mentioned at 2.1, the sequential logic for the register can also be used for the program counter. The difference in the implementation is made in the combinatorial logic (always_comb). Therefore, again the approach to separate the combinatorial and sequential logic was chosen. When comparing Fig. 3 and Fig. 2, the differences between memory module and counter can be seen.

Figure 3: Source code for a program counter in System Verilog

2.3 RAM

No source code had to be written for the RAM, as this was specified in the task for the third assignment.

3. Testbench

For the tests with the testbench, a clock is required for all three tasks. This clock always works according to the same principle - by toggling. For the RAM, the frequency was increased from 50 MHz to 100 MHz.

```
// Define the clock
// The clock should be 50 MHz
// 1s / 50 MHz = 20 ns (toggle with 10 ns - half of the period)
initial begin
    clk50m = 1'b0;
    while(run_sim) begin
    #10ns;
    clk50m = ~clk50m;
    end
end
```

Figure 4: Implementierung der Clock

3.1 D-Register

A signal change should only occur on the edge of a clock signal. With the **@(negedge clock)** the change of a state variable is carried out only at the negative edge of the clock. All lines below this **@-command** are executed simultaneously during the same edge if they are different variables of course. For the simpler examination a function was written in the test bench for the register, with which, beside the reset case, all conditions can be examined.

Figure 5: TB parameters

Figure 6: Function for easier testing

3.2 Program Counter

The audit of the program counter is similar to the audit of the register. Because only three different checks were required, no check function was written. Fig. 8 shows the test sequence for the count-up. The loading of a parameter as well as the reset was tested, but not included as a screenshot in this document. The test sequence was chosen differently from the default sequence for simplicity.

Figure 7: tb_pcount parameters

Figure 8: Testing the up-counting of the program counter

3.3 **RAM**

With RAM, a for loop is used to write values to all memory cells in sequence. After writing, an additional for-loop is used to iterate through the RAM once again and compare whether all memory cells have been written correctly. Additionally with the address pointer to a randomly selected memory cell was jumped around again to control whether really the correct value stands in the respective memory cell. These checks are outputed in the terminal as text and in the wave window. With the DUT, the (.*) shortcut could not be used due to an unused variable in the testbench, which was specified in the source code.

```
module th_ram16k_verilog
();

();

// (1) Wiring the DUT

localparam WIB_DATA = 14;

localparam WIB_DATA = 16;

logic [WIB_ADOR = 1A;

logic [WIB_ADOR-1:0] address;

logic [WIB_DATA-1:0] data;

logic [WIB_DATA-1:0] df;

// define ALL_ZERO inchesos

define ALL_ZERO inchesos

// (2) DUT instance

ram16k_verilog dutd

-address (address),
-clock (clock),
-data (data),
-wren (wren)

// (3) DUT stimulation
// define local variables
logic run_sim = 1'bi;
interror_ent = 0;
interror_ent = 0;
// (3) DUT stimulation
// define the clock
// The clock should run with 100 MHZ
// 1s / 100MWh = 10ns (toggle with 5ns - half of the period)
initial begin
clock = ~clock;
end
end

send
```

Figure 9: Wiring, DUT and Clock with different Frequency (100 MHz) for the RAM testing

Figure 10: Writing the actual address as a number to the memory cell at that address

4. Verification

4.1 D-Register

```
Welcome to the testbench for a D-Register (tb_dreg)...
Output must be ffff
Output equals input --> OK
Input: ffff
Output: ffff
Output must be 0000
Output equals input --> OK
Input: 0000
Output: 0000
Output must be aa55
Output equals input --> OK
Input: aa55
Output: aa55
Output must be 55aa
Output equals input --> OK Input: 55aa
Output: 55aa
Output reset worked! --> OK
Output: 0000
Errors occured during testing: 0
Testbench for D-Register (tb_dreg) finished.
```

Figure 11: Test results for the D-Register in the Terminal




Figure 12: Test results for the D-Register in a wave-window

4.2 Program Counter

Due to the time-consuming simulation (high resolution - 15 bits), the program counter was not simulated until the maximum value was reached. The simulation was aborted after a certain time.

```
*******************
# Welcome to the testbench for a program counter (tb pcount)...
# Loading of a program was successful --> OK
# Input: 2453
# Output: 2453
# Reseting the program counter was successful --> OK
# Input: 2453
# Output: 0
 Incrementing was successful! --> OK
# Input:
# Output before incrementing: 0
# Output after incrementing: 500
# Second test to proof the upcounting of the program counter
# Output: 500
# Output: 501
# Errors occured during testing: 0
 Testbench for program counter (tb_pcount) finished.
 ********************
```

Figure 13: Terminal output of the testing of the program counter




Figure 14: Wave-window for the program counter testing

4.3 RAM

Figure 15: Terminal output of the RAM testing including the random address values




Figure 16: Wave-window of the RAM testing