

# **Assignment 01 – ALU (Arithmetic Logic Unit)**

### **Documentation**

Assignment Protocol

Fachhochschule Vorarlberg

ET-Dual

HDL – Hardware Description Layer




Figure 1: Schematic of an ALU (Src.: By Lambtron - Own work, CC BY-SA 4.0, https://commons.wikimedia.org/w/index.php?curid=36975996)

Author:

Stefan Duenser

Dornbirn, 03/10/2021

#### 1. Task description

The aim of the second assignment was to implement an ALU – Arithmetic Logic Unit. The ALU is a combinatorial digital circuit which performs bitwise and arithmetic operations. The ALU is a fundamental part of the CPU and therefore of every PC.

Graphically, you can imagine the ALU as the letter Y. The data to be calculated are loaded at the two inputs and the desired operation is performed within the ALU. The operation to be performed can be selected via the input control bits. After the calculation the result is put out at the output and stored in a register near the CPU. Two output control bits indicate whether the output is 0 or whether the output is a negative.




Figure 2: Schematic of an ALU with inputs and outputs (Src.: Mitterbacher; <a href="https://www.nand2tetris.org/">https://www.nand2tetris.org/</a>)

#### 2. Control bits and source code

The control of the ALU is realized via the 6 input control bits. There are two bits for each of the two inputs. The first bit sets all bits of the input to 0 – if it's set to 1. If the second bit is set to 1, all bits are negated. It is important here to apply the bitwise NOT (~) operation, because the state of all bits must be changed. The 5th bit determines whether the two inputs should be added or merged using the & operator. If the last bit is set, the result of the operation is negated at the output (see Fig. 3).

The two output control bit situations must be handled accordingly by considering the state of the output control bits (see Fig. 5).

As can be clearly seen in Figure 4, the size of the input and output variable was implemented in a parameter changeable manner in this assignment.

As can be seen well in Fig. 3 and Fig. 5, simple if-else statements were used to implement the combinatorial logic for the ALU. These are very clear, easy to read and very similar to the logic from the C programming language.

```
behaviour description for the ALU out output
always_comb begin : description_out
    x_temp
   y_temp
    if (zx) begin
      x_temp = '0;
    if (nx) begin
       x \text{ temp} = \sim x \text{ temp};
   if (zy) begin
       y_temp = '0;
    if (ny) begin
       y_temp = ~y_temp;
    if (f) begin
       out = x_temp + y_temp;
       out = x_temp & y_temp;
    // no - post-setting the output
    if (no) begin
       out = ~out:
```

Figure 3: Behaviour description of the input control bits

Figure 4: Module the ALU and control-bit-bus and temporary input variables

```
// Output flag zr - Check if the output is ZERO
if (out == 0) begin
    zr = 1'b1;
end
else begin
    zr = 1'b0;
end

// Output flag ng - Check for negative result
if (out[N-1] == 1) begin
    ng = 1'b1;
end
else begin
    ng = 1'b0;
end
end
end
```

Figure 5: Output control bits zr (zero) and ng (negative)

#### 3. Testbench

As in the first assignment, a testbench must be written to verify the code.

It was important to make the input and output variable (x, y, out) adjustable via a parameter. In the DUT (Device Under Test), the two parameters (testbench and source code) are linked together. Unlike the last assignment, this time the short notation (.\*) could not simply be used for the DUT. For a better understanding the bits in the testbench should get a new name (instead of c[index]). Therefore, all input and output variables were listed individually (see Fig. 6).

```
alu #(.W (DW)) dut(
              (x),
     . у
              (y),
              (c[5]),
     .ZX
              (c[4]),
     .nx
     .zy
              (c[3]),
     .ny
              (c[2]),
     .f
              (c[1]),
              (c[0]),
     .no
              (out),
     .out
              (zr),
     .zr
              (ng)
     .ng
```

Figure 6: Instance for the DUT




Figure 7: Control operation (Src.: Mitterbacher)

```
Define ALU-operations (ALU input control bits) as parameter
define ZERO
                    6'b101010
define ONE
                    6'b111111
define MINUS_ONE
                    6'b111010
define X_OUT
                    6'b001100
define Y_OUT
                    6'b110000
define NOT_X
                    6'b001101
define NOT Y
                    6'b110001
define MINUS X
                    6'b001111
define MINUS_Y
                    6'b110011
define X_PLUS_ONE
                    6'b011111
define Y_PLUS_ONE
                     6'b110111
define X_MINUS_ONE
                    6'b001110
define Y_MINUS_ONE 6'b110010
define X_PLUS_Y
                    6'b000010
define X_MINUS_Y
                    6'b010011
define Y_MINUS_X
define X_AND_Y
                     6'b000111
                     6'b000000
define X_OR_Y
                     6'b010101
```

Figure 8: Defined control operation

The following function in Fig. 9 looks complicated at first glance, but it checks all the cases required by the task. In addition to the output control bits zr and ng, the function checks whether the result at the output matches the expected. In the task definition, it was requested that these three output variables be automatically checked and displayed in the console. Errors were counted via a counter and then displayed in the console (Fig. 11). As can also be seen in Fig. 9, the assert statement was used for the check. This is specifically intended for testing in System Verilog and is comparable to an if-else.

```
If mention the montant results of the sales

contains its described. Monopolicity describing, int w, lot y, indicino-in) work, ingic expected, principle expected, pri
```

Figure 9: Testbench function to check the output as well as the output control bits zr and ng

#### 4. Verification

Fig. 10 and Fig. 12 show the result of the check. While the states of the individual signals are visible in the wave window (Fig. 10), the result of the check is displayed in the console (Fig. 12).




Figure 10: Wave window

```
Check if the MINUS-Input operator works - -x:

255 = -255 --> OK

2r:
0 expected zr:
0 --> OK

Output value is not 0

"Error: ng: 1 equals not 0 --> ERROR

Time: 170 ns Soppe: tb_alu.checkResult_singleInput File: tb_alu.sv Line: 211

Errors occured during runtime:

Goodbye! ALU finished
```

Figure 11: Console output of a failure with failure counter result

```
Welcome! The program ALU is started

Addition of two variables - x+y:

1 + 2 = 3 --> OK

II: 0
expected rr: 0 --> OK
Output value is not 0
ng: 0 --> OK
Positive output value

Subtraction of two variables with positive result - x-y:

100 - 50 = 50 --> OK

Output value is not 0
ng: 0 --> OK
Output value is not 0
ng: 0 --> OK

Expected ng: 0 --> OK
Output value is not 0
ng: 0
expected ng: 0 --> OK
Positive output value

Subtraction of two variables with negative result - y-x:

100 - 50 = -50 --> OK

Expected ng: 0 --> OK
Output value is not 0
ng: 0
expected ng: 0 --> OK

II: 0
expected ng: 0 --> OK

Regative output value is not 0
ng: 1
expected ng: 1 --> OK
Negative output value
```

Figure 12: Console output

## 5. Secret behind the OR operation

The f-bit of the input control bits of the ALU can only distinguish between + and & (+ = bit set; & = bit zero). The subtraction is done via the two's compliment and the addition.

The OR operation (|) on the other hand can be explained with the help of De-Morgan's law.

U ... symbolizes OR operation

∩ ... symbolizes AND operation

$$X \& Y = X \cap Y$$
 
$$\overline{X \cap Y} = \overline{X} \cup \overline{Y} \qquad \text{and} \qquad \overline{X \cup Y} = \overline{X} \cap \overline{Y}$$

So the Code for the OR operation with an AND will look like this:

$$X \mid Y = \overline{\overline{X} \cup \overline{Y}}$$