

Assignment 04 - CPU

Documentation

1. Task description

1.1 Instruction Demultiplexer

The instruction demultiplexer (instr_demux) serves to control the CPU. At the input a 16Bit wide input signal is sent to the multiplexer, which splits the signal into the single bits (e.g. 6 command bits for the ALU - zx, nx, zy, ... or 3 command bits for the Jump Controller). For the instruction demultiplexer the corresponding source code and a testbench should be implemented. The values according to Fig. 2 are to be tested.

Command	Assembler	Instruction (refer to Figure 3 and Figure 2)
Load A to the value 0x7FFF	@32767	0111_1111_1111_1111 (type A)
Load A to the value 0x0000	@0	0000_0000_0000_0000 (type A)
Set D to 1	D = 1	111_0_111111_010_000 (type C) a = 0 c = 111111 (=1) d = 010 (destination is D) j = 000 (no jump)
Add D+A and store the result in D	D = D + A	111_0_000010_010_000 a = 0 c = 000010 (addition) d = 010 (destination is D) j = 000 (no jump)
Increment A and store the result in the memory.	M=A+1	111_0_110111_001_000 a = 0 c = 110111 (A+1) d = 001 (destination is M) j = 000 (no jump)

Figure 2: Examples for testing the instruction demultiplexer

1.2 CPU

The CPU - Central Processing Unit - is the "brain" of a PC. The CPU combines the ALU, the program counter as well as the registers in which the values to be calculated by the ALU are stored res. in which the result from the ALU can be stored. Via the input at the instruction multiplexer an instruction may be entered from outside to the CPU. The command can contain e.g. on which register the results of the ALU should be written or what the program counter should do next. The jump controller inside the CPU controls the program counter and tells it whether it should jump to a certain address (load) or whether it should simply increment.

The jump controller is to be implemented within the CPU.

2. Source code

2.1 Instruction demultiplexer

The right figure (Fig. 3) shows that the command bits are not grouped on a bus. The reason is that otherwise the convenient `.*` operator could not have been used in the testbench when instantiating the DUT. This saves the work of creating the bus for the control bits - in the end, the amount of work without a bus is no greater than with a bus.

```
34 // Behaviour description for the instruction demultiplexer
35 always_comb begin : instruction_demux
36     instr_type = instr[DW-1];
37     instr_v = instr;
38
39     if(instr_type == 1'b0) begin
40         instr_v[DW-1] = 1'b0;
41         cmd_a = 1'b0;
42         cmd_c1 = 1'b0;
43         cmd_c2 = 1'b0;
44         cmd_c3 = 1'b0;
45         cmd_c4 = 1'b0;
46         cmd_c5 = 1'b0;
47         cmd_c6 = 1'b0;
48         cmd_d1 = 1'b0;
49         cmd_d2 = 1'b0;
50         cmd_d3 = 1'b0;
51         cmd_j1 = 1'b0;
52         cmd_j2 = 1'b0;
53         cmd_j3 = 1'b0;
54     end
55     else if(instr_type == 1'b1) begin
56         instr_v[DW-1] = 1'b0;
57         cmd_a = instr[DW-4];
58         cmd_c1 = instr[DW-5];
59         cmd_c2 = instr[DW-6];
60         cmd_c3 = instr[DW-7];
61         cmd_c4 = instr[DW-8];
62         cmd_c5 = instr[DW-9];
63         cmd_c6 = instr[DW-10];
64         cmd_d1 = instr[DW-11];
65         cmd_d2 = instr[DW-12];
66         cmd_d3 = instr[DW-13];
67         cmd_j1 = instr[DW-14];
68         cmd_j2 = instr[DW-15];
69         cmd_j3 = instr[DW-16];
70     end
71 end
72
73 endmodule
```

Figure 3: Description of the instr_demux

2.2 CPU

As mentioned at the beginning, the Hack CPU consists of the ALU, the program counter, the instruction demultiplexer, the jump controller as well as a D-register and an A-register. Therefore, all hardware descriptions from the previous assignments have been combined for the CPU. A similar procedure was used for the instantiation of the DUT in the testbench. Finally, all individual components were wired together in the source code. Combinatorial logic was used for the description of the multiplexers in the ALU and the A-register.

```

8 module cpu
9   #(
10     parameter DW = 16,
11     parameter PW = 14,
12     parameter AW = 15
13   )
14   (
15     input logic rst_n,
16     input logic clk50m,
17     input logic [DW-1:0] instr,
18     input logic [DW-1:0] inM,
19
20     output logic writeM,
21     output logic [DW-1:0] outM,
22     output logic [AW-1:0] addressM,
23     output logic [PW-1:0] pc
24   );
25
26   // Defining local variables
27   // Define variables for the instruction demultiplexer - outputs
28   logic instr_type;
29   logic [DW-1:0] instr_v;
30   logic cmd_a;
31   logic cmd_c1;
32   logic cmd_c2;
33   logic cmd_c3;
34   logic cmd_c4;
35   logic cmd_c5;
36   logic cmd_c6;
37   logic cmd_d1;
38   logic cmd_d2;
39   logic cmd_d3;
40   logic cmd_j1;
41   logic cmd_j2;
42   logic cmd_j3;
43   logic dload;
44   logic mload;
45
46   // Defining variables for the ALU - outputs
47   logic [DW-1:0] alu_out;
48   logic alu_zr;
49   logic alu_ng;
50
51   // Define variables for the jump controller - outputs
52   logic pc_load;
53   logic pc_inc;
54
55   // Define the variables for the D-Register - outputs
56   logic [DW-1:0] d;
57
58   // Define variables for the A-Register - outputs
59   logic [DW-1:0] a;
60
61   // Define internal used input variables for the CPU components - inputs
62   logic [AW-1:0] a_address;
63   logic [PW-1:0] a_pcount;
64   logic [DW-1:0] y;
65   logic [DW-1:0] m;
66   logic [15:0] ad;
67   logic aload;
68
69
70   // CPU assignments
71   assign writeM = mload;
72   assign outM = alu_out;
73   assign addressM = a;
74   assign m = inM;
75   assign instr_type = instr[DW-1];
76   assign a_pcount = {a[DW-3], a[DW-4], a[DW-5], a[DW-6], a[DW-7], a[DW-8], a[DW-9], a[DW-10], a[DW-11], a[DW-12], a[DW-13], a[DW-14]};
77   assign a_address = {a[DW-2], a[DW-3], a[DW-4], a[DW-5], a[DW-6], a[DW-7], a[DW-8], a[DW-9], a[DW-10], a[DW-11], a[DW-12], a[DW-13], a[DW-14]};

```

Figure 4: Local variables for the CPU wiring

```

80 // *** Wiring the components all together to get a CPU ***
81 // Wiring the instruction demultiplexer
82 instr_demux #(.W (DW)) instr_demux(
83   .cmd_d2 (dload),
84   .cmd_d3 (mload),
85   .
86 );
87
88
89 // Wiring the program counter
90 pcount #(.W (PW)) pcount (
91   .rst_n (rst_n),
92   .clk50m (clk50m),
93   .load (pc_load),
94   .inc (pc_inc),
95   .cnt_in (a_pcount),
96   .cnt (pc)
97 );
98
99 // Wiring the A-Register
100 dreg #(.W (DW)) areg (
101   .rst_n (rst_n),
102   .clk50m (clk50m),
103   .load (aload),
104   .d (ad),
105   .q (a)
106 );
107
108 // Wiring the D-Register
109 dreg #(.W (DW)) dreg (
110   .rst_n (rst_n),
111   .clk50m (clk50m),
112   .load (dload),
113   .d (alu_out),
114   .q (d)
115 );
116
117 // Wiring the jump control
118 jump_ctrl jump_ctrl (
119   .zr (alu_zr),
120   .ng (alu_ng),
121   .
122 );
123
124 // Wiring the ALU
125 alu #(.W (DW)) alu (
126   .x (d),
127   .y (y),
128   .zx (cmd_c1),
129   .nx (cmd_c2),
130   .zy (cmd_c3),
131   .ny (cmd_c4),
132   .f (cmd_c5),
133   .no (cmd_c6),
134   .out (alu_out),
135   .zr (alu_zr),
136   .ng (alu_ng)
137 );

```

Figure 5: Wiring of the CPU components

```

141 // *** Combinatorial logic for the CPU ***
142 // Define a couple of multiplexer
143 always_comb begin : areg_aload
144   if(instr_type == 1'b1) begin
145     aload = cmd_d1;
146   end
147   else if(instr_type == 1'b0) begin
148     aload = 1'b1;
149   end
150 end
151
152 always_comb begin : areg_ad
153   if(instr_type == 1'b1) begin
154     ad = alu_out;
155   end
156   else if(instr_type == 1'b0) begin
157     ad = instr_v;
158   end
159 end
160
161 always_comb begin : alu_y
162   if(cmd_a == 1'b1) begin
163     y = m;
164   end
165   else if(cmd_a == 1'b0) begin
166     y = a;
167   end
168 end

```

Figure 6: Combinatorial logic for the multiplexer (for areg and ALU)

3. Testbench

3.1 Instruction demultiplexer

Since the control bits (cmd_c, cmd_d, cmd_j) are passed to control the bits of a function, a bus was created within the testbench for c, d and j respectively. Under comment (2) (Fig. 7) the simple instance of the DUT can be seen.

```

8 module tb_instr_demux
9 ();
10
11 // (1) Wiring the DUT
12 localparam DMTB = 16;
13
14
15 logic [DMTB:1:0] instr;
16 logic [DMTB:1:0] instr_v;
17 logic instr_type;
18 logic cmd_a;
19 logic cmd_c1;
20 logic cmd_c2;
21 logic cmd_c3;
22 logic cmd_c4;
23 logic cmd_c5;
24 logic cmd_c6;
25 logic cmd_d1;
26 logic cmd_d2;
27 logic cmd_d3;
28 logic cmd_j1;
29 logic cmd_j2;
30 logic cmd_j3;
31
32
33 // (2) DUT instance
34 instr_demux #(DMTB) dut(*);
35
36
37 // (3) DUT stimulation
38 // Define internal variables for internal bus and stimulation
39 int error_cnt = 0;
40 logic [5:0] c;
41 logic [2:0] d;
42 logic [2:0] j;
43
44 // Create a bus for the control bits
45 assign c = {cmd_c1, cmd_c2, cmd_c3, cmd_c4, cmd_c5, cmd_c6};
46 assign d = {cmd_d1, cmd_d2, cmd_d3};
47 assign j = {cmd_j1, cmd_j2, cmd_j3};
48

```

Figure 7: Wiring, instance and local parameters for the DUT

```

37 // (3) DUT stimulation
38 // Define internal variables for internal bus and stimulation
39 int error_cnt = 0;
40 logic [5:0] c;
41 logic [2:0] d;
42 logic [2:0] j;
43
44 // Create a bus for the control bits
45 assign c = {cmd_c1, cmd_c2, cmd_c3, cmd_c4, cmd_c5, cmd_c6};
46 assign d = {cmd_d1, cmd_d2, cmd_d3};
47 assign j = {cmd_j1, cmd_j2, cmd_j3};
48
49
50 // Implement a function to check the the function of the instruction demultiplexer
51 function int check_instr_demux(logic [DMTB:1:0] instr, logic [DMTB:1:0] instr_v, logic [DMTB:1:0] exp
52 int errorCnt;
53 errorCnt = error_cnt;
54 assert(instr_v == 1'b0) begin
55     assert(instr_v == expected_instr) begin
56         $display("Input equals expected output");
57         $display("Input: %b", instr, instr);
58         $display("Instr_v: %b", instr_v, instr_v);
59         $display("Expected Output: %b", expected_instr, expected_instr);
60         $display("Output: %b", instr_v, instr_v);
61         $display("Instr_type: %b", instr_type);
62     end
63     else begin
64         errorCnt++;
65         $error("Output does not equal the expected");
66         $display("Input: %b", instr, instr);
67         $display("Instr_v: %b", instr_v, instr_v);
68         $display("Expected Output: %b", expected_instr, expected_instr);
69         $display("Output: %b", instr_v, instr_v);
70         $display("Instr_type: %b", instr_type);
71     end
72 end
73 else if(instr[DMTB:1] == 1'b1) begin
74     assert(instr_v == expected_instr) begin
75         $display("Input equals expected output");
76         $display("Input: %b", instr, instr);
77         $display("Instr_v: %b", instr_v, instr_v);
78         $display("Expected Output: %b", expected_instr, expected_instr);
79         $display("Output: %b", instr_v, instr_v);
80         $display("Instr_type: %b", instr_type);
81         $display("Cmd_a: %b", cmd_a);
82         $display("c: %b", c);
83         $display("d: %b", d);
84         $display("j: %b", j);
85     end
86 end
87

```

Figure 8: Function to test the instr_demux

```

105 // Check, if the instruction demultiplexer works
106 initial begin
107
108     $display("*****");
109     $display("Welcome to the testbench for an instruction demultiplexer (tb_instr_demux)");
110
111     // Check the A-Instruction
112     $display("*****");
113     $display("Check the A-Instruction | constant MAX value");
114     instr = 16'h7fff;
115     #100ns;
116     error_cnt = check_instr_demux(instr, instr_v, 16'h7fff, error_cnt, instr_type, cmd_a, c, d, j);
117
118     $display("*****");
119     $display("Check the A-Instruction | constant MIN value");
120     instr = 16'h0000;
121     #100ns;
122     error_cnt = check_instr_demux(instr, instr_v, 16'h0000, error_cnt, instr_type, cmd_a, c, d, j);
123
124     $display("*****");
125     $display("Check the A-Instruction | constant random value");
126     instr = 16'h5ea2;
127     #100ns;
128     error_cnt = check_instr_demux(instr, instr_v, 16'h5ea2, error_cnt, instr_type, cmd_a, c, d, j);
129
130
131     // Check the C-Instruction
132     $display("*****");
133     $display("Check the C-Instruction -> D (-1) is set for output 1");
134     instr = 16'b110111111010000;
135     #100ns;
136     error_cnt = check_instr_demux(instr, instr_v, 16'b011011111010000, error_cnt, instr_type, cmd_a, c, d, j);
137
138     $display("*****");
139     $display("Check the C-Instruction -> D = D + A");
140     instr = 16'b110000010010000;
141     #100ns;
142     error_cnt = check_instr_demux(instr, instr_v, 16'b0110000010010000, error_cnt, instr_type, cmd_a, c, d, j);
143
144     $display("*****");
145     $display("Check the C-Instruction -> M = A + 1");
146     instr = 16'b110110111001000;
147     #100ns;
148     error_cnt = check_instr_demux(instr, instr_v, 16'b0110110111001000, error_cnt, instr_type, cmd_a, c, d, j);
149
150
151     $display("*****");
152     $display("Errors occurred during the testing: %d", error_cnt);
153     $display("*****");
154     $display("Testbench for the instruction demultiplexer finished (tb_instr_demux)");
155     $display("*****");
156 end
157
158
159 endmodule

```

Figure 9: Testing of the instr_demux

3.2 CPU

The complete CPU can be controlled at the instr input via a 16 bit instruction. If the first bit is 0, it is an A command and the ALU does not perform any calculations. The output addressM changes, the output outM is not changed. Vice versa with a C-command (first bit at instr-command is 1) the D-register and the ALU is used. The output of the result from the ALU is put out at the output outM. Five instructions are tested according to the table in Fig. 2.

```

8  module tb_cpu
9  ();
10
11
12  // (1) DUT wiring
13  localparam DWTB = 16;
14  localparam AWTB = 15;
15  localparam PWTB = 14;
16
17  logic      rst_n;
18  logic      clk50m;
19  logic      writeM;
20  logic [DWTB-1:0] instr;
21  logic [DWTB-1:0] inM;
22  logic [DWTB-1:0] outM;
23  logic [AWTB-1:0] addressM;
24  logic [PWTB-1:0] pc;
25
26
27  // (2) DUT instance
28  cpu #(.DW (DWTB), .AW (AWTB), .PW (PWTB)) dut (.*);
29
30
31  // (3) DUT stimulation
32  // Define the testing values
33  `define MAX_CONST      16'h7FFF // 0111_1111_1111_1111
34  `define MIN_CONST      16'h0000 // 0000_0000_0000_0000
35  `define D_EQUALS_ONE   16'hEFD0 // 111_0_111111_010_000
36  `define D_AND_A_STORE_D 16'hE090 // 111_0_000010_010_000
37  `define INC_A_STORE_M   16'hEDC8 // 111_0_110111_001_000
38  `define CLOCK_PERIOD_HALF 10ns
39
40
41  int error_cnt = 0;
42  logic run_sim = 1'b1;
43
44
45  // Function to check the writeM enable flag
46  function int check_writeM (logic writeM, logic expected_writeM, int error_cnt);
47  int errorCount;
48  errorCount = error_cnt;
49  assert(writeM == expected_writeM) begin
50  $display("Output writeM equals expected");
51  $display("Expected writeM: %b", expected_writeM);
52  $display("writeM: %b", writeM);
53  end
54  else begin
55  $error("Output writeM does not equal the expected");
56  $display("Expected writeM: %b", expected_writeM);
57  $display("writeM: %b", writeM);
58  errorCount++;
59  end
60  return errorCount;
61 endfunction

```

Figure 10: CPU DUT wiring and testing verification function

```

104 // Define the system clock
105 initial begin
106   clk50m = 1'b0;
107   while(run_sim == 1'b1) begin
108     #CLOCK_PERIOD_HALF;
109     clk50m = ~clk50m;
110   end
111 end
112
113
114 initial begin
115   // Initialize the registers
116   rst_n = 1'b0;
117   #100ns;
118   @(negedge clk50m);
119   rst_n = 1'b1;
120
121   $display("*****");
122   $display("Welcome to the testbench for a CPU (tb_cpu)");
123
124   $display("-----");
125   $display("++ Check the A-Instruction ++");
126   $display("-----");
127   $display("Check for the MAX-CONSTANT - @32767");
128   @ (negedge clk50m);
129   instr = 'MAX_CONST;
130   @ (negedge clk50m);
131   error_cnt = check_writeM(writeM, 1'b0, error_cnt);
132   $display("A-Instructions do not affect the ALU and so outM has to be 0x0000");
133   error_cnt = check_outM(outM, 16'h0000, error_cnt);
134   error_cnt = check_addressM(addressM, 15'b1111111111111111, error_cnt);
135
136   $display("-----");
137   $display("Check for the constant ZERO - @0");
138   @ (negedge clk50m);
139   instr = 'MIN_CONST;
140   @ (negedge clk50m);
141   error_cnt = check_writeM(writeM, 1'b0, error_cnt);
142   $display("A-Instructions do not affect the ALU and so outM has to be 0x0000");
143   error_cnt = check_outM(outM, 16'h0000, error_cnt);
144   error_cnt = check_addressM(addressM, 15'b0000000000000000, error_cnt);
145
146   $display("-----");
147   $display("++ Check the C-Instruction ++");
148   $display("-----");
149   $display("Check the function D = 1");
150   @ (negedge clk50m);
151   instr = 'D_EQUALS_ONE;
152   @ (negedge clk50m);
153   error_cnt = check_writeM(writeM, 1'b0, error_cnt);
154   error_cnt = check_outM(outM, 16'h0001, error_cnt);
155   $display("C-Instructions do not affect the A-register and so addressM must be 0x0000");
156   error_cnt = check_addressM(addressM, 15'b0000000000000000, error_cnt);
157
158   $display("-----");
159   $display("Check the function D = D + A");
160   @ (negedge clk50m);
161   instr = 'D_AND_A_STORE_D;
162   @ (negedge clk50m);
163   error_cnt = check_writeM(writeM, 1'b0, error_cnt);
164   error_cnt = check_outM(outM, 16'h0001, error_cnt);
165   $display("C-Instructions do not affect the A-register and so addressM must be 0x0000");
166   error_cnt = check_addressM(addressM, 15'b0000000000000000, error_cnt);
167
168
169
170
171

```

Figure 11: Check CPU operations described in Fig. 1

4. Verification

4.1 Instruction demultiplexer




Figure 12: Output wave of the demultiplexer

```
#-----
# Check the A-instruction - constant MIN value
# Input equals expected output
# Input:      0000 = 0000000000000000
# instr_v:    0000 = 0000000000000000
# Expected Output: 0000 = 0000000000000000
# Output:     0000 = 0000000000000000
# instr_type: 0
#-----
# Check the A-instruction - constant random value
# Input equals expected output
# Input:      Sea2 = 0101111010100010
# instr_v:    Sea2 = 0101111010100010
# Expected Output: Sea2 = 0101111010100010
# Output:     Sea2 = 0101111010100010
# instr_type: 0
#-----
# Check the C-instruction -> D (=1) is set for output 1
# Input equals expected output
# Input:      efd0 = 1110111111010000
# instr_v:    efd0 = 0110111111010000
# Expected Output: efd0 = 0110111111010000
# Output:     efd0 = 0110111111010000
# instr_type: 1
# cmd_a:      0
# c:          111111
# d:          010
# j:          000
#-----
# Check the C-instruction -> D = D + A
# Input equals expected output
# Input:      e090 = 1110000010010000
# instr_v:    e090 = 0110000010010000
# Expected Output: e090 = 0110000010010000
# Output:     e090 = 0110000010010000
# instr_type: 1
# cmd_a:      0
# c:          000010
# d:          010
# j:          000
#-----
# Check the C-instruction -> M = A + 1
# Input equals expected output
# Input:      edc8 = 1110110111001000
# instr_v:    edc8 = 0110110111001000
# Expected Output: edc8 = 0110110111001000
# Output:     edc8 = 0110110111001000
# instr_type: 1
# cmd_a:      0
# c:          110111
# d:          001
# j:          000
#-----
# Errors occurred during the testing:      0
#-----
# Testbench for the instruction demultiplexer finished (tb_instr_demux)
#-----
```

Figure 13: Log-file with instr_demux function verification

4.2 CPU

To initialize the registers to 0, a reset is performed first. For this `rst_n` is set to 0 for 100ns (reset) before the CPU input is set to 1 again at the next clock edge - the CPU can "work" again.




Figure 14: Wave form of the CPU

```
+++ Check the A-instruction +++
#
# Check for the MAX-CONSTANT - 832767
# Output writeM equals expected
# Expected writeM: 0
# writeM: 0
# A-instructions do not affect the ALU and so outM has to be 0x0000
# Output outM equals the expected
# Expected outM: 0000 = 0000000000000000
# outM: 0000 = 0000000000000000
# Output addressM equals the expected
# Expected addressM: 7fff = 1111111111111111
# addressM: 7fff = 1111111111111111
#
# Check for the constant ZERO - @0
# Output writeM equals expected
# Expected writeM: 0
# writeM: 0
# A-instructions do not affect the ALU and so outM has to be 0x0000
# Output outM equals the expected
# Expected outM: 0000 = 0000000000000000
# outM: 0000 = 0000000000000000
# Output addressM equals the expected
# Expected addressM: 0000 = 0000000000000000
# addressM: 0000 = 0000000000000000
#
+++ Check the C-instruction +++
#
# Check the function D = 1
# Output writeM equals expected
# Expected writeM: 0
# writeM: 0
# Output outM equals the expected
# Expected outM: 0001 = 0000000000000001
# outM: 0001 = 0000000000000001
# C-instructions do not affect the A-register and so addressM must be 0x0000
# Output addressM equals the expected
# Expected addressM: 0000 = 0000000000000000
# addressM: 0000 = 0000000000000000
#
# Check the function D = D + A
# Output writeM equals expected
# Expected writeM: 0
# writeM: 0
# Output outM equals the expected
# Expected outM: 0001 = 0000000000000001
# outM: 0001 = 0000000000000001
# C-instructions do not affect the A-register and so addressM must be 0x0000
# Output addressM equals the expected
# Expected addressM: 0000 = 0000000000000000
# addressM: 0000 = 0000000000000000
#
# Check the function M = A + 1
# Output writeM equals expected
# Expected writeM: 1
# writeM: 1
# Output outM equals the expected
# Expected outM: 0001 = 0000000000000001
# outM: 0001 = 0000000000000001
# C-instructions do not affect the A-register and so addressM must be 0x0000
# Output addressM equals the expected
# Expected addressM: 0000 = 0000000000000000
# addressM: 0000 = 0000000000000000
#
# Errors occurred during the testing: 0
```

Figure 15: Log-file with the verification of the CPU