1 General

This document is the specification for the TM96.1B GENIE Explorer I development and TM96.1A GENIE Explorer I demonstrator modules, which combine the HMT7742 GENIE IO-Link Device PHY with an Atmel ATmega328P microcontroller running an IO-Link V1.1 conformal Mini-stack and demonstration application from HMT microelectronic AG.

1.1 Use cases

HMT7742 GENIE IO-Link Device PHY hardware/software orientation platform

The HMT IO-Link protocol mini-stack and demo application source code demonstrate how one can control the full feature set of the HMT7742 GENIE IO-Link Device PHY. These include source code examples of:

Multi-Octet UART Mode

Single-Octet UART Mode
 integrand benefities.

Transparent Mode

interrupt handling

device configuration

device monitoring

HMT7742 development platform for sensor or actuator applications

Combining the HMT7742 GENIE IO-Link Device PHY, a supported Atmel μC and the HMT IO-Link protocol mini-stack.

The customer develops the sensor or actuator application, using the TM96.1B hardware together with the HMT IO-Link mini-stack and demonstration application source code' as a base. Suitable I/O's on the μ C are made available for the connection of a customer specific application.

HMT7742 GENIE IO-Link DUAL PHY demonstrator

The small format TM96.1A running a mini-stack and default application from HMT demonstrates; the physical (PHY) characteristics, the ability to drive SIO loads and the handling of error conditions.

EMC demonstrator platform

EMC testing carried out on the small format TM96.1A hardware placed in a realistic sensor enclosure, demonstrates the HMT7742's conformity to:

surge

burst

- conducted disturbance
- radiated disturbance

• ESD

reverse polarisation

Atmel microcontroller demonstrator

The TM96.1A and TM96.1B running the HMT IO-Link mini-stack and default application demonstrates the capacity of the µC to support the IO-Link stack and PHY, and demonstrates the availability of free resources.

1.2 References

1.2.1 TM96.1 GENIE Explorer I

[1] HMT7742 datasheet (Please see HMT website for latest version)

[2] Atmel ATmega328P 8-bit AVR Microcontroller datasheet

1.2.2 HMT IO-Link Mini-stack and Demo-application

[3] DATASHEET and Source Code IO-Link mini-stack

[4] DATASHEET and Source Code demo-application

Rev.:	Date:	Name:	Che	cked:	Project Number:	Project Name:		Scale:	
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B	GENIE IO-LINK PH	łΥ		
Α	01.03.12	R.D.Edgerley			SPECIFICATION			-	
В	30.07.14	R.D.Edgerley			SPECIFICA	SPECIFICATION			
					Drawing Number:		Rev:	Page:	
microelectronic AG			AG	5-SIS1-T	TM96.1-01	В	1/19		

Table of Contents

1 General			1
1.1 Use cases			1
1.2 References			1
1.2.1 TM96.1 GENIE Explorer I			1
	no-application		
	B		
	٩		
1.4 Descriptions			8
	PHY		
1.4.3 Sensors			8
	G VREF connector – Variant B		
2. 1.2 JP7 Affilegaszop external analo	g reference voltage AVREF		9
2.2 External Connectors			9
	ner-Atmel microcontrollers – Variant B		
	tor I to spare microcontroller pins – Variant B		
2.2.3 6-pin Development connector II t	o spare microcontroller pins – Variant B		10
2.2.4 I1 IEC 60947-5-2 M5 IO-Link Co	nnector		11
	ints (L+, C/Q, L-) - TM96.1B		
2.2.6 D1 D6 Microcontroller programm	ing – TM96.1A		11
2.2.0 F 1-F0 Microcontroller programm	AVR ISP programmer – Variant B		۱۱
	ctor – Variant B		
2.4.1 J3 RWAKE enable jumper			13
2.4.2 Ground pins			14
3 Programming & Debug Sequence - Varian	B		14
5 Application Examples			15
	MC		
5.2 TM96.1B – IO-Link sensor/actuator ap	plication development platform		15
5.3 TM96.1B - IO-Link stack developmen	t platform		16
	microcontroller development		
7.3 Operating Parameters			19
7.4 Electrical Parameters			19
Index of Tables			
	<u> </u>		0
<u> </u>			
_			
Table 6: JP6 pin assignment			10
Rev.: Date: Name: Checked:	Project Number: Project Name:		Scale:
2.2.2	J '	_{IV}	
Oreated. 1 Jan. Name.	TM96.1A/B GENIE IO-LINK PH	i T	_
A 01.03.12 R.D.Edgerley	SPECIFICATION		-
B 30.07.14 R.D.Edgerley	OF LOIL IOATION		
	Drawing Number:	Rev:	Page:
microelectronic AG	5-SIS1-TM96.1-01	В	2/19

Table 9: P1-P6 Pad coordinates Table 10: JP2 Pin assignment Table 11: JP5 Pin assignment Table 12: Other connections TM96.1A Table 13: JP7 Pin assignment Table 14 GND pinsTM96.1B Table 15: Absolute maximum ratings Table 16: Operating parameters	. 13 . 13 . 13 . 13 . 14 . 18
Table 17: Electrical parameters	. 19
Index of Figures	
Fig. 1: TM96.1 (GENIE Explorer I) Variant B	5
Fig. 2: TM96.1 (GENIE Explorer I) Variant A	
Fig. 4: JP7 External analog reference voltage for microcontroller analog I/P	
Fig. 5: JP1 10-pin SPI Connector to other-Atmel microcontrollers	9
Fig. 6: JP4 10-pin development connector to spare microcontroller pins.	
Fig. 7: JP6 6-pin development connector to spare microcontroller pins	
Fig. 8: I1 IEC 60947-5-2 M5 IO-Link cable connector, front view	
Fig. 9: J2 SPI interface supply voltage select jumper	
Fig. 10: Atmel microcontroller programming pads	
Fig. 11: JP2 Atmel AVR ISP programming interface	
Fig. 12: JP5 Microcontroller debug.	
Fig. 13: J3 RWAKE enable jumper for VSNS start-up level	
Fig. 14: HMT7742 + Atmel μC + HMT IO-Link Mini-stack and demo-application	
Fig. 15: HMT7742 + Atmel µC + Customer protocol stack	
Fig. 16: HMT7742 + Atmel μC + Customer protocol stack and application	
Fig. 17: HMT7742 + External μC	
Fig. 18: Piggy-back connector dimensioning	
Fig. 19: IEC-60947-5-2 Mounting to TM96.1 GENIE Explorer I VARIANT A	
Fig. 20: IEC-60947-5-2 Mounting to TM96.1 GENIE Explorer I VARIANT B	. IÖ

Rev.:	Date:	Name:	Chec	cked:	Project Number:	Project Name:		Scale:
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B GENIE IO-LINK PHY			
Α	01.03.12	R.D.Edgerley			SPECIFICATION			-
В	30.07.14	R.D.Edgerley			SPECIFICA			
					Drawing Number:		Rev:	Page:
microelectronic AG			AG	5-SIS1-T	M96.1-01	В	3/19	

1.3 Overview

1.3.1 TM96.1 GENIE Explorer Variant B

A block diagram of the TM141.0 test module can be seen in Fig. 1 The positioning of each block is consistent with the hardware layout and contains the following:

- HMT7742 GENIE IO-Link Device PHY in a DFN12L 3mm x 4mm package
- ATmega328P 8-bit AVR microcontroller †
- 2 x LED's [1 x Red, 1x green]
- push button switch (digital stimulus)
- rotary potentiometer (analog stimulus)
- connection to IO-Link master over standard M5 3-Pole connector
- connection for microcontroller programming over SPI
- SPI connection to the HMT7742 for further Atmel microcontroller development applications
- expansion ports for complex sensor applications

† The TM96.1B is populated with the ATmega328P per default, but may also be populated with the pin compatible ATtiny88 (ATtiny88 -MU [MLF Package]).

Test module Variant B is intended to allow simplified connection for developments kits. The component platform is a 4-layer, 1mm, standard FR4 PCB.



Illustration 1: TM96.1 GENIE Explorer I Variant B (Development)

Customers using the TM96.1 Variant B have the freedom to choose their software development platform. On-board ATMEL microcontrollers may be programmed with customer specific applications via an Atmel AVR ISP, JTAG-mkII and AVR Dragon programmers.

Rev.:	Date:	Name:	Chec	cked:	Project Number: Project Name: TM96.1A/B GENIE IO-LINK PHY		Scale:
Created:	31.01.12	R.D.Edgerley	Date:	Name:			
Α	01.03.12	R.D.Edgerley			SPECIFICATION	-	
В	30.07.14	R.D.Edgerley			SPECIFICATION		
					Drawing Number:	Rev:	Page:
microelectronic AG			ectronic	AG	5-SIS1-TM96.1-01	В	4/19




Fig. 1: TM96.1 (GENIE Explorer I) Variant B

Rev.:	Date:	Name:	Chec	cked:	Project Number: Project Name:			Scale:
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B GENIE IO-LINK PHY			
Α	01.03.12	R.D.Edgerley			SPECIFICATION			-
В	30.07.14	R.D.Edgerley			SPECIFICATION			
					Drawing Number:		Rev:	Page:
microelectronic AG			ectronic	AG	5-SIS1-TM96.1-01		В	5/19

1.3.2 TM96.1 GEINE Explorer Variant A

TM96.1A is intended for testing in the smallest format, for demonstration and EMC testing. The component platform is a 4-layer, 1mm, standard FR4 PCB.

A block diagram of the TM96.1A test module can be seen in Fig. 2. The positioning of each block is consistent with the hardware layout and contains the following:

- HMT7742 GENIE IO-Link Device PHY in a DFN12L 3mm x 4mm package
- ATmega328P 8-bit AVR microcontroller in a MLF32L 4mm x 4mm package †
- 2 x LED's [1 x Red, 1x green]
- push button switch (digital stimulus)
- rotary potentiometer (analog stimulus)
- connection to IO-Link master over standard M5 cable
- probe pads for microcontroller programming and test

† The TM96.1A is populated with the ATmega328P per default, but may also be populated with the pin compatible ATtiny88 (ATtiny88 -MU [MLF Package]).



Illustration 2: TM96.1 GENIE Explorer I Variant A (Demonstrator)

Rev.:	Date:	Name:	Chec	cked:	Project Number: Project Name: TM96.1A/B GENIE IO-LINK PHY			Scale:
Created:	31.01.12	R.D.Edgerley	Date:	Name:			łΥ	
Α	01.03.12	R.D.Edgerley			SPECIFICATION	_		
В	30.07.14	R.D.Edgerley			SPECIFICATION			
					Drawing Number:		Rev:	Page:
microelectronic AG			AG	5-SIS1-TM96.1-01		В	6/19	




Fig. 2: TM96.1 (GENIE Explorer I) Variant A

Rev.:	Date:	Name:	Chec	ked:	Project Number:	Project Name:		Scale:	
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B GENIE IO-LINK PHY				
Α	01.03.12	R.D.Edgerley			SDECIEICY.	-			
В	30.07.14	R.D.Edgerley			SPECIFICA	SPECIFICATION			
	= =				Drawing Number:		Rev:	Page:	
microelectronic AG			AG	5-SIS1-T	M96.1-01	В	7/19		

1.4 Descriptions

1.4.1 HMT7742 GENIE IO-Link Device PHY

Technical information on the HMT7742 GENIE IO-Link Device PHY may be found in reference [1].

1.4.2 Atmel AVR Microcontrollers

The TM96.1 test module can accept either the ATtiny88 (8kB flash) or the ATmega328P(32kB flash) microcontroller. Where these pin-outs are dissimilar, solder bridges are used in order to allow complete compatibility of both devices.

In order to support sensor applications where accurate A/D conversion is critical, filtering of the analogue supply has been implemented. For conversion, the ADC voltage reference should be set to the 1.1V internal VREF as shown in Table 1. Alternatively, if the external voltage reference pin is to be used (ATmega328P & Variant B only) then the capacitor C2 should be removed.

Bit 7:6 - REFS1:0: Reference Selection Bits in AVR microcontroller

REFS1	REFS0	Voltage Reference Selection			
0	0 0 A _{REF} , internal V _{REF} switched off				
0	1	A _{VCC} with external capacitor at A _{REF} pin			
1	0	Reserved			
1	1	Internal 1.1V voltage reference with external capacitor at A _{REF} pin			

Table 1: Voltagte reference selections for ADC

Please refer to the appropriate microcontroller data sheet for more information.

1.4.3 Sensors

Both analogue and digital stimuli have been implemented on the the TM96.1 test module, in the form on a simple bush button switch and rotary potentiometer. More complex sensors may be used together with TM96.1 Variant B module via the JP4 and/or JP6 and JP7 connectors.

2 Interconnections

2.1 Power connections

Power to the HMT7742 GENIE IO-Link Device PHY is applied over the M5 IEC 60947-5-2 cable by an IO-Link master. The internal voltage regulator output from the HMT7742, VSNS, then supplies both the sensor and the microcontroller. This voltage is configurable to either 5 or 3.3V. Please refer to reference [1] for further information.

2.1.1 JP3 Microcontroller power & JTAG V_{REF} connector – Variant B

Where Atmel microcontrollers are to be programmed using the AVR JTAGICE mkll programming and debug tool, on the SPI interface (JP2), a separate microcontroller power and ground connection is implemented. This connection functions only to supply the microcontroller when programming, and to provide a reference voltage for the JTAGICE mkll programmer.




Fig. 3: JP3 Microcontroller power & AVR JTAGICE reference voltage

Rev.:	Date:	Name:	Chec	cked:	Project Number:	Project Name:		Scale:
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B	GENIE IO-LINK PH	ŀΥ	
Α	01.03.12	R.D.Edgerley			SPECIFICATION			-
В	30.07.14	R.D.Edgerley			SPECIFICA			
					Drawing Number:		Rev:	Page:
microelectronic AG			AG	5-SIS1-T	M96.1-01	В	8/19	

PIN	Signal	Comment	Pad	Signal	Comment
1	VCC	μC power, JTAG V _{REF}	2	GND	μC & JTAG ground

Table 2: JP3 Pin assignment



Do not connect both IO-LINK master supply and programming supply

2.1.2 JP7 ATmega328P external analog reference voltage AVREF




Fig. 4: JP7 External analog reference voltage for microcontroller analog I/P

PIN	Signal	Comment	Pad	Signal	Comment
1	AREF	Analog REF voltage	2	GND	Ground

Table 3: JP7 Pin assignment

2.2 External Connectors

2.2.1 JP1 10-pin SPI Connection to other-Atmel microcontrollers - Variant B




Fig. 5: JP1 10-pin SPI Connector to other-Atmel microcontrollers

Pin	Signal	Comment	Pin	Signal	Comment
1	GND	Ground	2	INT	Interrupt
3	GND	Ground	4	SCK	SPI Clock
5	GND	Ground	6	MISO	Master Input Slave Output
7	GND	Ground	8	MOSI	Master Output Slave Input
9	VSNS	μC and sensor supply	10	SS	Slave Select

Table 4: JP1 Pin assignment

Rev.:	Date:	Name:	Chec	cked:	Project Number:	Project Name:		Scale:	
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B	GENIE IO-LINK PH	ŀΥ		
Α	01.03.12	R.D.Edgerley			SPECIFICATION			-	
В	30.07.14	R.D.Edgerley			SPECIFICA	SPECIFICATION			
					Drawing Number:		Rev:	Page:	
	microelectronic AG			AG	5-SIS1-T	M96.1-01	В	9/19	

2.2.2 JP4 10-pin Development connector I to spare microcontroller pins - Variant B




Fig. 6: JP4 10-pin development connector to spare microcontroller pins

Pin	Signal TM96	Signal ATtiny88	Signal ATmega328P	Pin	Signal TM96	Signal ATtiny88	Signal ATmega328P
1	SPA0	PINPA0(ADC6/PCI NT24)	ADC6	2	SPA1	PC1(ADC1/PCINT9)	PC1(ADC1/PCINT9)
3	SPA2	PC2(ADC2/PCINT 10)	PC2(ADC2/PCINT 10)	4	SPA3	PC3(ADC3/PCINT11)	PC3(ADC1/PCINT11
5	SPA4	PC4(ADC4/SDA/P CINT12)	PC4(ADC4/SDA/P CINT12)	6	SPA5	PC5(ADC5/SCL/PCI NT13	PC5(ADC5/SCL/PCI NT13
7	SPD0	PD0(PCINT16)	PD0(RXD/PCINT1 6)	8	SPD1	PD1(PCINT17)	PD1(TXD/PCINT17)
9	SPD3	PD3(INT1/PCINT1 9)	PD3(PCINT19/OC 2B/INT1)	10	CLKI	PB6(CLKI/PCINT6)	PB6(OSC1/XTAL1/P CINT6)

Table 5:JP4 Pin assignment

2.2.3 6-pin Development connector II to spare microcontroller pins – Variant B




Fig. 7: JP6 6-pin development connector to spare microcontroller pins

Pin	Signal TM96	Signal ATtiny88	Signal ATmega328P	Pin	Signal TM96	Signal ATtiny88	Signal ATmega328P
1	SPD4	PD4(T0/PCINT20)	PD4(T0/OSC2B/P CINT19)	2	SPD5	PD5(T1/PCINT21)	PD5(T1(OS0B/PCIN T21)
3	SPD6	PD6(AIN0/PCINT2 2)	PD6(AIN0/OC0A/P CINT22)	4	SPD7	PD7(AIN1/PCINT23)	PD7((AIN1/PCINT23)
5	SPD8	PB0(ICP1/CLK0/P CINT0)	PB0(ICP1/CLK0/P CINT0)	6	SPD9	PB1(OC1A/PCINT1)	PB1(OC1A/PCINT1)

Table 6: JP6 pin assignment

Rev.:	Date:	Name:	Chec	cked:	Project Number:	Project Name:		Scale:	
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B	GENIE IO-LINK PH	łΥ		
Α	01.03.12	R.D.Edgerley			SPECIFICATION			-	
В	30.07.14	R.D.Edgerley			SPECIFICAI	SPECIFICATION			
	— <i>=</i>				Drawing Number:		Rev:	Page:	
	microelectronic AG			AG	5-SIS1-T	M96.1-01	В	10/19	

2.2.4 I1 IEC 60947-5-2 M5 IO-Link Connector

Fig. 8 shows the standard slave/master interface connector for IO-Link. The pin assignment for this connector may be seen in Table 7. The M5 variant of this connector is used to keep the PCB board size to a minimum.

NOTE: The IO-Link plug is female on the master and male on the slave




Fig. 8: I1 IEC 60947-5-2 M5 IO-Link cable connector, front view

P	Pin	Signal	Comment	Pin	Signal	Comment
1		L+	Power Supply	-	-	-
3	3	L-	Ground	4	C/Q	SIO/SDCI

Table 7: I1 Pin assignment

2.2.5 JP8 IO-Link connector access points (L+, C/Q, L-) - TM96.1B




Fig. 9: J2 SPI interface supply voltage select jumper

PIN	Signal	Comment	Pad	Signal	Comment
1	L+	VPLUS on HMT7742	2	C/Q	Communication channel
3	L-	PGND on HMT7742	-	-	-

2.2.6 P1-P6 Microcontroller programming – TM96.1A

The TM96.1 Variant A is not intended for customer programming, as programming will erase the pre-installed IO-Link protocol stack and demo application. However, should the customer wish, the microcontroller may be reprogrammed with an alternative application via the probing pads on the PCB. These probing pads are located on the underside of the PCB, close to the microcontroller with approximately 1.27mm of separation. See Fig. 10. The pad assignments, along with their corresponding coordinates may be found in tables 8 & 9 respectively.

Rev.:	Date:	Name:	Chec	cked:	Project Number:	Project Name:		Scale:	
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B	GENIE IO-LINK PH	łΥ		
Α	01.03.12	R.D.Edgerley			SPECIFICATION			-	
В	30.07.14	R.D.Edgerley			SPECIFICA	SPECIFICATION			
					Drawing Number:		Rev:	Page:	
microelectronic AG			AG	5-SIS1-T	TM96.1-01	В	11/19		




Fig. 10: Atmel microcontroller programming pads

Pad	Signal	Comment	Pad	Signal	Comment
P1	RSTn	μC reset	P2	SCK	SPI Clock
P3	MOSI	Master Out Slave In	P4	MISO	Master In Slave Out
P5	VCC	μC power	P6	GND	μC ground

Table 8: P1-P6 Pad assignment

Pin Name	Pin Number	PCB Layer	X_Coord. [mm]	Y_Coord. [mm]
RSTn	P1	bottom	12.8	5.2
SCK	P2	bottom	12.8	3.7
MOSI	P3	bottom	12.8	2.2
MISO	P4	bottom	12.8	0.7
VCC	P5	bottom	6.4	5.2
GND	P6	bottom	6.4	0.6

Table 9: P1-P6 Pad coordinates

2.2.7 JP2 Interface connector to Atmel AVR ISP programmer – Variant B




Fig. 11: JP2 Atmel AVR ISP programming interface

Rev.:	Date:	Name:	Chec	cked:	Project Number: Project Name:		Scale:
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B GENIE IO-LINI	(PHY	
Α	01.03.12	R.D.Edgerley			SPECIFICATION	_	
В	30.07.14	R.D.Edgerley			SPECIFICATION		
					Drawing Number:	Rev:	Page:
	microelectronic AG			AG	5-SIS1-TM96.1-01	В	12/19

Pad	Signal	Comment	Pad	Signal	Comment
1	MISO_uC	Master Out Slave In	2	VCC	Programmer V _{REF}
3	SCK	SPI Clock	4	MOSI	Master Out Slave In
5	RESET	Debug	6	GND	Programmer GND

Table 10: JP2 Pin assignment

2.2.8 JP5 Microcontroller debug connector – Variant B




Fig. 12: JP5 Microcontroller debug

Pad	Signal	Comment	Pad	Signal	Comment
1	N/C	Not connected	2	VCC	Programmer V _{REF}
3	N/C	Not connected	4	N/C	Not connected
5	RESET	Debug	6	GND	Programmer GND

Table 11: JP5 Pin assignment

2.3 Other Connections - Variant A

Pad	Signal	Comment	Location	Size
E1	ESD Ground	Not Connected	Bottom Layer	2mm x 4mm

Table 12: Other connections TM96.1A

2.4 Other Connections - Variant B

2.4.1 J3 R_{WAKE} enable jumper




Fig. 13: J3 R_{WAKE} enable jumper for V_{SNS} start-up level

PIN	Signal	Comment	Pad	Signal	Comment
1	SS	Slave-select	2	R _{WAKE}	Connection to 10k R _{WAKE} pull-down

Table 13: JP7 Pin assignment

Rev.:	Date:	Name:	Checked:		Project Number: Project Name:	Project Name:		
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B GENIE IO-LINK PHY			
Α	01.03.12	R.D.Edgerley			SPECIFICATION		_	
В	30.07.14	R.D.Edgerley			SPECIFICATION			
					Drawing Number:	F	Rev:	Page:
	microelectronic AG			AG	5-SIS1-TM96.1-0	01	В	13/19



Remove R_{WAKE} before programming over JTAG ICE

2.4.2 Ground pins

Probe	Signal Comment Probe Signal				Comment
P1	GND	Oscilloscope GND	P2	GND	Oscilloscope GND
P3	GND	Oscilloscope GND	P4	GND	Oscilloscope GND

Table 14 GND pinsTM96.1B

3 Programming & Debug Sequence - Variant B

3.1 SPI access to AVR

In order to program the microcontroller, please follow the programming procedure below.

- [1] Remove R_{WAKE} enable jumper (J3)
- [2] Connect IO-Link master via I1 M5 connector
 - alternatively, supply the TM96.1B board via connector JP3
- [3] Connect microcontroller programming hardware [AVR JTAGICE mkll], (JP2)
- [4] Program microcontroller (JP2)
- [5] Remove programming hardware (JP2)

3.2 Debug access to AVR

In order to set the debug access to the AVR microcontroller via the reset pin, the appropriate fuses must be blown after programming of the AVR is complete. Further information on how to do this may be found in references 2] . A dedicated connector on the TM96.1B, JP5, provides direct access to the reset pin, along with the required programmer reference voltage.

Note: when using the dedicated debug connector, JP5, the programmer and the IO-Link master may be connected simultaneously in this case.

4 Transparent Mode

The HMT7742 supports a mode for transparent communication of UART frames. In this mode, the frames are received and transmitted from a UART peripheral in the microcontroller, and the function of the PHY device is reduced to that of a physical level converter. This mode is supported by dual use of the MOSI and MISO pins, maintaining the low overall pin-count and a restricted use of microcontroller resources. For further information please refer to reference [1].

4.1 Transparent Mode enable jumpers

If transparent mode is requested, then resistors R5 and R6 should be present. Note: This feature is supported by the TM96.1B development module only.

Rev.:	Date:	Name:	Chec	cked:				
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B GEI	NIE IO-LINK PH	łΥ	
Α	01.03.12	R.D.Edgerley			SPECIFICATION		_	
В	30.07.14	R.D.Edgerley			SPECIFICATION			
					Drawing Number:		Rev:	Page:
15	microelectronic AG			AG	5-SIS1-TM96	6.1-01	В	14/19

5 Application Examples

5.1 TM96.1A – IO-Link Demonstrator & EMC

Fig. 14 Shows a TM96.1A module running the HMT IO-Link Mini-stack and demo application on an Atmel AVR microcontroller.




Fig. 14: HMT7742 + Atmel μC + HMT IO-Link Mini-stack and demo-application

5.2 TM96.1B – IO-Link sensor/actuator application development platform

Fig. 15 Illustrates how a customer hardware/software applications may be developed by introducing application specific sensors and/or further microcontrollers together with the HMT IO-Link Mini-stack and demo application.




Fig. 15: HMT7742 + Atmel μC + Customer protocol stack

Rev.:	Date:	Name:	Chec	ked:				Scale:
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B GENIE IO-LINK PHY			
Α	01.03.12	R.D.Edgerley			SPECIFICAT		-	
В	30.07.14	R.D.Edgerley			SPECIFICA			
					Drawing Number:		Rev:	Page:
	microelectronic AG				5-SIS1-T	M96.1-01	В	15/19

5.3 TM96.1B – IO-Link stack development platform

Fig. 16 Illustrates how an Atmel microcontroller may be programmed with a customer specific IO-Link protocol stack using an Atmel AVR MKII programmer.




Fig. 16: HMT7742 + Atmel μC + Customer protocol stack and application

5.4 TM96.1B - Choice of Microcontroller

Fig. 17 Illustrates how alternative Atmel microcontrollers may be connected to the HMT7742 by piggy back connector via the SPI interface socket.




Fig. 17: HMT7742 + External μC

Rev.:	Date:	Name:	Chec	ked:	Project Number: Project Name:	Scale:	
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B GENIE IO-LINK PH		
Α	01.03.12	R.D.Edgerley			SPECIFICATION		-
В	30.07.14	R.D.Edgerley			SPECIFICATION		
					Drawing Number:	Rev:	Page:
15	microelectronic AG			AG	5-SIS1-TM96.1-01	В	16/19

5.5 Piggy back connector for other Atmel microcontroller development




Fig. 18: Piggy-back connector dimensioning

6 IO-Link IEC60947-5-2 M5 Mounting




Fig. 19: IEC-60947-5-2 Mounting to TM96.1 GENIE Explorer I VARIANT A

Rev.:	Date:	Name:	Checked:		Project Number:	Project Name:		Scale:
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B GENIE IO-LINK PHY			
Α	01.03.12	R.D.Edgerley			SPECIFICA		-	
В	30.07.14	R.D.Edgerley			SPECIFICA			
					Drawing Number:		Rev:	Page:
	microelectronic AG			AG	5-SIS1-T	M96.1-01	В	17/19




Fig. 20: IEC-60947-5-2 Mounting to TM96.1 GENIE Explorer I VARIANT B

7 Technical Data

7.1 Remarks

- All values refer to GND unless otherwise specified
- Operation of the module above the absolute maximum rating may lead to instantaneous device failure.
- Operation of the module between the operating rating and the absolute maximum rating leads to a reduced operating lifetime.

7.2 Absolute Maximum Ratings

Parameter	Commet	Min.	Тур.	Max.	Unit					
HMT7742										
Pin voltage	VPLUS	-40		40	V					
Pin voltage	CQ	-40		40	V					
Pin voltage	PGND	Shorted on t	he board to 0	SND						
Atmel ATMega328P & ATtiny88 Microcontrollers										
Pin voltage	VCC	1.8		5.5	V					

Table 15: Absolute maximum ratings

Rev.:	Date:	Name:	Checked:		Project Number:	Project Name:		Scale:
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B GENIE IO-LINK PHY			
Α	01.03.12	R.D.Edgerley			SPECIFICAT		-	
В	30.07.14	R.D.Edgerley			SPECIFICA			
					Drawing Number:		Rev:	Page:
	microelectronic AG			AG	5-SIS1-T	M96.1-01	В	18/19

7.3 Operating Parameters

	Min.	Тур.	Max.	Unit				
HMT7742 GENIE IO-L	ink Device	PHY						
VPLUS supply voltage, VSNS = 3.3V, ISNS = 50mA	5	24	30	V				
VPLUS supply voltage, VSNS = 5V, ISNS = 50mA	7	24	30	V				
Blocking capacitor on VPLUS, C _{BLK}	100			nF				
Maximum load capacitor, C _{LOAD_CQ}			200	nF				
EMC capacitor on CQ	470pF							
Atmel Microcontroller								
Supply voltage (supplied externally), no IO-Link master	1.8		5.5	V				

Table 16: Operating parameters

7.4 Electrical Parameters

Parameter	Comment	Min.	Тур.	Max.	Unit						
Analogue I/P [Potentiometer]											
Pin voltage	VSNS = 3.3V	0		0.66							
Pin voltage	VSNS = 5.0V	V 0 1.1			V						
Current	VSNS = 3.3V	VSNS = 3.3V 220 330			μΑ						
Current	VSNS = 5.0V	333	500		μA						
	Digital I/P [P	ush button switc	h]								
Pin voltage	VSNS = 3.3V 0 3.3		3.3	V							
Pin voltage	VSNS = 5.0V	0		5	V						
Current	VSNS = 3.3V			700	μΑ						
Current	VSNS = 5.0V			1.06	mA						

Table 17: Electrical parameters

8 Microcontroller Part Numbers

•ATmega328P [MLF Package]

Rev.:	Date:	Name:	Checked:		Project Number:	Project Name:		Scale:
Created:	31.01.12	R.D.Edgerley	Date:	Name:	TM96.1A/B GENIE IO-LINK PHY			
Α	01.03.12	R.D.Edgerley			SPECIFICATE	-		
В	30.07.14	R.D.Edgerley			SPECIFICA			
n ======					Drawing Number:		Rev:	Page:
microelectronic AG				AG	5-SIS1-T	M96.1-01	В	19/19