Clock and Reset

File: Clock_and_Reset.kicad_sch

Program Counter

File: Program_Counter.kicad_sch

Address Register

File: Adress_Register.kicad_sch

Stack Pointer

File: Stack_Pointer.kicad_sch

Registers and DB Driver

File: Registers_and_DB_Driver.kicad_sch

Micro Code Sequencer

File: Micro_Code_Sequencer.kicad_sch

Instruction Decoder

File: Instruction_Decoder.kicad_sch

Exception Handling

File: Exception_Handling.kicad_sch

ALU

File: ALU.kicad_sch

Status Register

File: Status_Register.kicad_sch

Special Conditions

File: Special_Conditions.kicad_sch

Processor Port

File: Processor_Port.kicad_sch

External Memory

File: External_Memory.kicad_sch

Miscellaneous

File: Miscellaneous.kicad_sch

DigiSim_Regs

File: DigiSim_Regs.kicad_sch

Title: TTL 6510 Computer

Stefan Warnke

Sheet: /Clock and Reset/
File: Clock_and_Reset.kicad_sch

Size: A	Date: 2025-02-04	Rev: A
KiCad E.D.A. 9.0.4		Id: 2/16

Program Counter Low — **Program Counter High**

U13 74HCT161
U15 74HCT161
U17 74HCT161
U19 74HCT161

U11A 74HCT02

/PC_OUT_EN++
INHIBIT_PC++

/RESET
/LD_PC_H
/2CLK

C24 VCC 0.1u
C26 VCC 0.1u
C30 VCC 0.1u
C35 VCC 0.1u

U12 74HCT541
U14 74HCT541
U16 74HCT541
U18 74HCT541

C23 VCC 0.1u
C25 VCC 0.1u
C29 VCC 0.1u
C34 VCC 0.1u

Internal Databus Buffers

External Addressbus Buffers

/OE_PC_L
/OE_PC_H
/AEC
/PC_OUT_EN

J1 VCC
J2 VCC

PCL
PCH

C27 VCC 0.1u
U11E 74HCT02

VCC 4.7u C28
VCC 4.7u C31
VCC 4.7u C32
VCC 4.7u C33

Stefan Warnke
Sheet: /Program Counter/
File: Program_Counter.kicad_sch

Title: TTL 6510 Computer
Size: A
Date: 2025−02−04
KiCad E.D.A. 9.0.4
Rev: A
Id: 3/16

U28 74HCT574

Pin	Signal		Pin	Signal
2	D0	Q0	19	SP*0
3	D1	Q1	18	SP*1
4	D2	Q2	17	SP*2
5	D3	Q3	16	SP*3
6	D4	Q4	15	SP*4
7	D5	Q5	14	SP*5
8	D6	Q6	13	SP*6
9	D7	Q7	12	SP*7

C48 VCC 0.1u

/LD_SP* — 11 Cp
L — 1 OE

U29 74HCT574 — Stack Pointer

C49 VCC 0.1u

/OE_SP

U30 74HCT574

C50 VCC 0.1u

SP*0, SP*1, SP*2, SP*3, SP*4, SP*5, SP*6, SP*7 → AB0, AB1, AB2, AB3, AB4, AB5, AB6, AB7

U31 74HCT541

C53 VCC 0.1u

H, L, L, L, L, L, L, L → A0–A7, Y0–Y7 → AB8, AB9, AB10, AB11, AB12, AB13, AB14, AB15

/AEC — 1 G1
19 G2

J6 VCC
SP*0, SP*1, SP*2, SP*3, SP*4, SP*5, SP*6, SP*7 — SP

J7 VCC
iDB0, iDB1, iDB2, iDB3, iDB4, iDB5, iDB6, iDB7, /LD_SP* — SP*

/CP_SP

U20C 74HCT08
U10B 74HCT32

/LD_SP — 9
/OE_iDB_LD_SP — 4
/2CLK — 5
6 — 10
8 — /CP_SP

/SP_OUT_EN

VCC 4.7u C51
VCC 4.7u C52

Stefan Warnke
Sheet: /Stack Pointer/
File: Stack_Pointer.kicad_sch
Title: TTL 6510 Computer
Size: A   Date: 2025-02-04   Rev: A
KiCad E.D.A. 9.0.4   Id: 5/16

Register A — U32 74HCT574, C54 VCC 0.1u, J8

Register X — U34 74HCT574, C56 VCC 0.1u, J9

Register Y — U35 74HCT574, C58 VCC 0.1u, J10

External to Internal Databus Buffer — U33 74HCT245, C55 VCC 0.1u, U20D 74HCT08

C57 4.7u VCC, C59 4.7u VCC

Micro Code Step Counter — U36 74HCT193, C60 0.1u, C62 4.7u

Instruction Register — U37 74HCT574, C61 0.1u

Micro Code ROM Low — U38 SST39SF010, C63 0.1u, C65 4.7u, ROM_L.bin

Micro Code ROM High — U39 SST39SF010, C64 0.1u, C66 4.7u, ROM_H.bin

Micro Code Signals Low — U40 74HCT574, C67 0.1u

Micro Code Signals High — U41 GAL22V10, C68 0.1u, C69 4.7u, ALUdecoder.jed

Connectors: J11 MC-STEP, J12 IR, J13 Cond, J14 MCL, J15, J16 MCH

Sheet: /Instruction Decoder/

U44 74HCT138 — External Address Bus Output Decoder

Inputs: AB_CODE_0, AB_CODE_1, AB_CODE_2, /AEC, /iPHI2 (iPHI2_ACTIVE), JP2, R14 1k, H

Outputs:
- 15 /PC_OUT_EN
- 14 /PC_OUT_EN++
- 13 /AR_OUT_EN
- 12 /AR_OUT_EN++
- 11 /AR_OUT_EN_WR
- 10 /AR_OUT_EN_WR++
- 9 /SP_OUT_EN
- 7 /SP_OUT_EN_WR

U47A 74HCT08 → /PC_OUT_EN
/PC_OUT_EN++
U42A 74HCT21 → /AR_OUT_EN
/AR_OUT_EN++
/AR_OUT_EN_WR
/AR_OUT_EN_WR++
U47B 74HCT08 → /SP_OUT_EN
U43A 74HCT11 → /OUT_DIR
U51C 74HCT32 /2CLK → R/W

C72 0.1u, VCC

U45 74HCT138 — Load Internal Register Decoder

Inputs: LD_CODE_0, LD_CODE_1, LD_CODE_2, LD_CODE_3, /2CLK, /RESET

Outputs:
- 15 /LD_IR → /LD_IR
- 14 /LD_A → /LD_A
- 13 /LD_X → /LD_X
- 12 /LD_Y → /LD_Y
- 11 /LD_AL
- 10 /LD_PC_H → /LD_PC_H
- 9 /LD_AR_ZP → /LD_AR_ZP

U47C 74HCT08 → /LD_AL

C73 0.1u, VCC

U46 74HCT138

Inputs: LD_CODE_0, LD_CODE_1, LD_CODE_2, RESET

Outputs:
- 15 /LD_AR_H
- 14 /LD_ALU_A
- 13 /LD_ALU_B
- 12 /LD_ALU_AB → /LD_ALU_AB
- 11 /LD_ALU_A_H → /LD_ALU_A_H
- 10 /LD_SR → /LD_SR
- 9 /LD_SP* → /LD_SP*
- 7 /LD_SP → /LD_SP

U48D 74HCT08 → /LD_AR_H
U42B 74HCT21 → /LD_ALU_A
U47D 74HCT08 → /LD_ALU_B

U49D 74HCT32: DEC_COND, /OE_ALU
U51D 74HCT32: /2CLK

C74 0.1u, VCC

U54 74HCT138 — Internal Databus Decoder

Inputs: OE_CODE_0, OE_CODE_1, OE_CODE_2, OE_CODE_3, OE_CODE_4, L

Outputs:
- 15 /OE_iDB
- 14 /OE_iDB_LD_SP → /OE_iDB_LD_SP
- 13 /OE_A_BCD → /OE_A_BCD
- 12 /OE_A
- 11 /OE_X → /OE_X
- 10 /OE_Y → /OE_Y
- 9 /OE_SP → /OE_SP
- 7 /OE_SR → /OE_SR

U48A 74HCT08 → /OE_iDB
U48B 74HCT08 → /OE_A

C84 0.1u, VCC

U55 74HCT138

Outputs:
- 15 /OE_PC_H → /OE_PC_H
- 14 /OE_PC_L
- 13 /OE_PC_L_BR
- 12 /OE_BRKL → /OE_BRKL
- 11 /OE_SIX_L → /OE_SIX_L
- 10 /OE_SIX_H → /OE_SIX_H
- 9 /CH_SR → /CH_SR
- 7 /ACK_EXC → /ACK_EXC

U48C 74HCT08 → /OE_PC_L
/SET_BR_COND

C85 0.1u, VCC

U56 74HCT138

Outputs:
- 15 /OE_ALU
- 14 /OE_ALU_NZ
- 13 /OE_ALU_NZC → /OE_ALU_NZC
- 12 /OE_ALU_NZCV
- 11 /OE_ALU_SH
- 10 /OE_ALU_HCY
- 9 /OE_ALU_FCY
- 7 /OE_ALU_NZV → /OE_ALU_NZV

U53A 74HCT00, L, H
U57B 74HCT04 → /OE_ALU_SH
→ /OE_ALU_NZ
→ /OE_ALU_SH
→ /OE_ALU_HDCY
→ /OE_ALU_FDCY
→ /OE_ALU
U50B 74HCT21 → /OE_ALU_NZCV
U51B 74HCT32: /OE_ALU_HDCY, H
U51A 74HCT32: /DEC_COND, /OE_ALU_FDCY

C86 0.1u, VCC

Decoupling capacitors:
C70 0.1u VCC — U42C 74HCT21
C71 0.1u VCC — U43D 74HCT11
C75 0.1u VCC — U47E 74HCT08
C76 0.1u VCC — U48E 74HCT08
C77 0.1u VCC — U50C 74HCT21
C78 0.1u VCC — U52E 74HCT08
C79 0.1u VCC — U53E 74HCT00
C80 4.7u VCC
C81 4.7u VCC
C82 4.7u VCC
C83 4.7u VCC

Title block:
Stefan Warnke
Sheet: /Instruction Decoder/
File: Instruction_Decoder.kicad_sch
Title: TTL 6510 Computer
Size: A
Date: 2025-02-04
KiCad E.D.A. 9.0.4
Rev: A
Id: 8/16

Create Reset,
NMI and INT codes

Create Reset,
NMI and Int addresses

U61A 74HCT74
U43B 74HCT11
U11B 74HCT02
U61B 74HCT74
U59C 74HCT27
U58B 74HCT74
U62A 74HCT73
U49A 74HCT32
U65 74HCT574
U64A 74HCT08
U49B 74HCT32
U63A 74HCT74
U64B 74HCT08
U57A 74HCT04
U60 74HCT173
U57F 74HCT04
RN1 8x1k

/ACK_EXC
INHIBIT_PC++
/ACT_EXC
/EXC
EXC
/RESET
/LD_IR
IR1
/EXC
/NMI
iPHI2
/RESET
/RES_BIT
/NMI_BIT
/INT_BIT
NMI*
/NMI_R
IR0 IR1 IR2 IR3 IR4 IR5 IR6 IR7
/INT
IF
/INT_D
BF
/LD_IR

MC_OUT_12
MC_OUT_13
MC_OUT_14
MC_OUT_15
/OE_BRKL
/2CLK
RESET
iDB0 iDB1 iDB2 iDB3 iDB4 iDB5 iDB6 iDB7

R15 1k
R16 1k

C90 0.1u   C92 4.7u
C87 0.1u   C88 4.7u
C96 0.1u   C98 0.1u
C89 0.1u   C91 0.1u   C93 0.1u   C94 0.1u   C95 4.7u   C97 0.1u   C99 0.1u

U57G 74HCT04
U64E 74HCT08
U62C 74HCT73
U58C 74HCT74
U49E 74HCT32
U61C 74HCT74
U63C 74HCT74
U59D 74HCT27

Stefan Warnke
Sheet: /Exception Handling/
File: Exception_Handling.kicad_sch
Title: TTL 6510 Computer
Size: A   Date: 2025-02-04   Rev: A
KiCad E.D.A. 9.0.4   Id: 9/16

Title: TTL 6510 Computer

Stefan Warnke

Sheet: /ALU/
File: ALU.kicad_sch

Size: A | Date: 2025-02-04 | Rev: A
KiCad E.D.A. 9.0.4 | | Id: 10/16

C110 0.1u — **U75 74HCT153**
- I0a, I1a, I2a, I3a / Za — D_CF
- CF, iDB0, COMB_CY
- L — Ea
- I0b, I1b, I2b, I3b / Zb — D_ZF
- iDB1, ALU_Z
- L — Eb
- /LD_SR — S0
- /OE_ALU_NZV — S1

J21 — VCC
- 1
- 2 CF
- 3 ZF
- 4 IF
- 5 DF
- 6 BF
- 7 FLG5
- 8 VF
- 9 NF
- 10 H
- 11
- SR

C113 0.1u — **U81 74HCT138**
- A0 (IR5), A1 (IR6), A2 (IR7)
- Y0 /CLC
- Y1 /SEC
- Y2 /CLI
- Y3 /SEI
- Y4
- Y5 /CLV
- Y6 /CLD
- Y7 /SED
- E0 /CH_SR, E1, E2 H

/SEC — **U78A 74HCT74**
- D, C — Q CF, /Q /CF
- /CLC

C114 VCC 0.1u — **U82 74HCT541**
- A0 Y0 iDB0
- A1 Y1 iDB1
- A2 Y2 iDB2
- A3 Y3 iDB3
- A4 Y4 iDB4
- A5 Y5 iDB5
- A6 Y6 iDB6
- A7 Y7 iDB7
- G1, G2 /OE_SR

C111 0.1u — **U76 74HCT153**
- I0a, I1a, I2a, I3a / Za — D_OV
- ALU6, iDB6, ALU_OV
- L — Ea
- I0b, I1b, I2b, I3b / Zb — D_NF
- iDB7, ALU7
- L — Eb
- /LD_SR — S0
- /OE_ALU_NZV — S1

H — **U78B 74HCT74**
- D, C — Q ZF, /Q /ZF
- H

U79A 74HCT74
- iDB2 — D, C — Q IF, /Q
- /CLI

/SED — **U79B 74HCT74**
- iDB3 — D, C — Q DF, /Q
- /CLD

/SEI — **U52C 74HCT08**
- /ACK_EXC — /IF_S

H — **U80B 74HCT74**
- D, C — Q VF, /Q /VF
- /CLV

U52C 74HCT08

/LD_SR — **U43C 74HCT11**
- /2CLK — **U77A 74HCT32** — CLK_C

U52A 74HCT08
- /OE_ALU_NZC, /OE_ALU_SH

U52B 74HCT08 — **U77B 74HCT32** — CLK_V

U50A 74HCT21
- /OE_ALU_NZ, /OE_ALU_NZCV — **U77C 74HCT32** — CLK_NZ

H — **U80A 74HCT74**
- D, C — Q NF, /Q /NF
- H

Decoupling capacitors:
- C120 VCC 0.1u — U72E 74HCT02
- C122 VCC 0.1u — U71D 74HCT27
- C112 4.7u, C116 4.7u, C117 4.7u, C119 4.7u (VCC)
- C115 VCC 0.1u — U77E 74HCT32
- C118 VCC 0.1u — U78C 74HCT74
- C121 VCC 0.1u — U79C 74HCT74
- C123 VCC 0.1u — U80C 74HCT74

Stefan Warnke

Sheet: /Status Register/
File: Status_Register.kicad_sch

Title: TTL 6510 Computer

Size: A	Date: 2025-02-04	Rev: A
KiCad E.D.A. 9.0.4		Id: 11/16

Create 0x06 and 0x60 data input for BCD corrections

Sheet: /Processor Port/
File: Processor_Port.kicad_sch

Title:

Size: A4 — Date:
KiCad E.D.A. 9.0.4

Rev:
Id: 13/16

Schematic: External Memory

U102 HM62256BLP (C154 VCC 0.1u, C156 4.7u)
U104 HM62256BLP (C158 VCC 0.1u, C159 4.7u)
U105 SST39SF010 — ROM_Code.bin (C160 VCC 0.1u, C161 4.7u)

U57D 74HCT04 — R/W, /OUT_DIR

U103 GAL16V8 — C64MemGAL.jed (C155 VCC 0.1u, C157 4.7u)
- R20 3.3k, R22 3.3k, R23 1k
- Outputs: /CS_RAML, /CS_RAMH, /CS_ROM, /CS_IO, /CS_VIC, /CS_SID, /CS_CRAM, /CS_EXT
- JP4 RAM_ONLY

U97B 74HCT139 — /CS_CIA1, /CS_CIA2, /CS_IO1, /CS_IO2

J23 ABL, **J24** ABH, **J25** DB

Schematic: TTL 6510 Computer — Miscellaneous

J26 USB_C_Power

- VBUS — A9 — VCC
- CC1 — A5
- CC2 — B5
- SHIELD — S1
- GND — A12

J27 Expansion

VCC — 1, 2 — VCC
3, 4

Pin	Signal	Pin	Signal
5	P6	6	P7
7	P4	8	P5
9	P2	10	P3
11	P0	12	P1
13	/CS_RAML	14	/CS_RAMH
15	/CS_ROM	16	/CS_CRAM
17	/CS_IO	18	/CS_VIC
19	/CS_CIA1	20	/CS_CIA2
21	/CS_IO1	22	/CS_IO2
23	/CS_SID	24	
25		26	
27	/RESET	28	RDY
29	/NMI	30	/INT
31	AEC	32	R/W
33		34	
35	AB14	36	AB15
37	AB12	38	AB13
39	AB10	40	AB11
41	AB8	42	AB9
43	AB6	44	AB7
45	AB4	46	AB5
47	AB2	48	AB3
49	AB0	50	AB1
51		52	
53	DB6	54	DB7
55	DB4	56	DB5
57	DB2	58	DB3
59	DB0	60	DB1
61		62	
63	PHI2	64	/PHI2

U106 MC6850

- C164 VCC 0.1u
- C165 4.7u

Pin	Signal
22	D0 — DB0
21	D1 — DB1
20	D2 — DB2
19	D3 — DB3
18	D4 — DB4
17	D5 — DB5
16	D6 — DB6
15	D7 — DB7
13	R/W — R/W
11	RS — AB0
8	CS0 — H
10	CS1 — H
9	CS2 — /CS_IO2
14	E — PHI2
3	Rx_CLK
4	Tx_CLK
2	Rx_Data
6	Tx_Data — TXD
23	DCD
24	CTS
5	RTS
7	IRQ — /INT
12	VCC
1	VSS

- R24 1M
- R25 1k
- R26 1k
- Y2 1.8432MHz/30pF
- C162 47p
- C163 47p
- VCC

J28 UART

1, 2, 3, 4 (RXD), 5, 6

U62B 74HCT73

- 14 — J
- 1 — C
- 3 — K
- Q — 12
- /Q — 13
- /R
- 2

U1F 74HCT04

- 13 — 12

U11C 74HCT02

- 8
- 9
- 10

U72D 74HCT02

- 11
- 12
- 13

U109 — 74HCT574

Pin	Signal		Pin	Signal
2	iDB0 → D0	Q0	19	REG_A0
3	iDB1 → D1	Q1	18	REG_A1
4	iDB2 → D2	Q2	17	REG_A2
5	iDB3 → D3	Q3	16	REG_A3
6	iDB4 → D4	Q4	15	REG_A4
7	iDB5 → D5	Q5	14	REG_A5
8	iDB6 → D6	Q6	13	REG_A6
9	iDB7 → D7	Q7	12	REG_A7

/LD_A — 11 Cp
L — 1 OE

U111 — 74HCT574

Pin	Signal		Pin	Signal
2	iDB0 → D0	Q0	19	REG_X0
3	iDB1 → D1	Q1	18	REG_X1
4	iDB2 → D2	Q2	17	REG_X2
5	iDB3 → D3	Q3	16	REG_X3
6	iDB4 → D4	Q4	15	REG_X4
7	iDB5 → D5	Q5	14	REG_X5
8	iDB6 → D6	Q6	13	REG_X6
9	iDB7 → D7	Q7	12	REG_X7

/LD_X — 11 Cp
L — 1 OE

U112 — 74HCT574

Pin	Signal		Pin	Signal
2	iDB0 → D0	Q0	19	REG_Y0
3	iDB1 → D1	Q1	18	REG_Y1
4	iDB2 → D2	Q2	17	REG_Y2
5	iDB3 → D3	Q3	16	REG_Y3
6	iDB4 → D4	Q4	15	REG_Y4
7	iDB5 → D5	Q5	14	REG_Y5
8	iDB6 → D6	Q6	13	REG_Y6
9	iDB7 → D7	Q7	12	REG_Y7

/LD_Y — 11 Cp
L — 1 OE

U107 — 74HCT574

Pin	Signal		Pin	Signal
2	SP*0 → D0	Q0	19	REG_SP0
3	SP*1 → D1	Q1	18	REG_SP1
4	SP*2 → D2	Q2	17	REG_SP2
5	SP*3 → D3	Q3	16	REG_SP3
6	SP*4 → D4	Q4	15	REG_SP4
7	SP*5 → D5	Q5	14	REG_SP5
8	SP*6 → D6	Q6	13	REG_SP6
9	SP*7 → D7	Q7	12	REG_SP7

/CP_SP — 11 Cp
L — 1 OE

U110 — 74HCT574

Pin	Signal		Pin	Signal
2	/iPHI2 → D0	Q0	19	REG_iPHI2
3	MC0 → D1	Q1	18	REG_MC0
4	MC1 → D2	Q2	17	REG_MC1
5	MC2 → D3	Q3	16	REG_MC2
6	MC3 → D4	Q4	15	REG_MC3
7	L → D5	Q5	14	
8	L → D6	Q6	13	
9	L → D7	Q7	12	

/2CLK — 11 Cp
L — 1 OE

U113 — 74HCT574

Pin	Signal		Pin	Signal
2	IR0 → D0	Q0	19	REG_IR0
3	IR1 → D1	Q1	18	REG_IR1
4	IR2 → D2	Q2	17	REG_IR2
5	IR3 → D3	Q3	16	REG_IR3
6	IR4 → D4	Q4	15	REG_IR4
7	IR5 → D5	Q5	14	REG_IR5
8	IR6 → D6	Q6	13	REG_IR6
9	IR7 → D7	Q7	12	REG_IR7

/2CLK — 11 Cp
L — 1 OE

U108 — 74HCT541

Pin	Signal		Pin	Signal
2	CF → A0	Y0	18	REG_SR0
3	ZF → A1	Y1	17	REG_SR1
4	IF → A2	Y2	16	REG_SR2
5	DF → A3	Y3	15	REG_SR3
6	BF → A4	Y4	14	REG_SR4
7	L → A5	Y5	13	REG_SR5
8	VF → A6	Y6	12	REG_SR6
9	NF → A7	Y7	11	REG_SR7

1 — G1
19 — G2
L