Modeling Stencil Computations on Modern HPC Architectures

Raúl de la Cruz¹ and Mauricio Araya-Polo²

delacruz@bsc.es, mauricio.araya@shell.com

Barcelona Supercomputing Center (BSC-CNS), Barcelona (Spain)¹ Shell Intl. E&P Inc., Houston, Texas (USA)²

Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (SC14) New Orleans, LA, USA, November 16th, 2014

Overview

- Stencil in a Nutshell
- Motivation: Modeling Stencil Performance
- Stencil Performance Model: Base
- Stencil Performance Model: Extended
 - Cache Interference Phenomena
 - Multi-core Considerations
 - Prefetching Approach
 - Stencil Optimizations
- Model Validation
 - Cache Miss Prediction
 - Optimization Techniques
 - Core Efficiency in SMT Mode
- 6 Conclusions & Future Work

Stencil in a Nutshell

Finite Difference Method


```
1: Domain decomposition of mesh
2: for time = 0 to time_{end} do
      Read Input
3:
      Pre-processing
4:
      Inject source
5.
      Apply boundary conditions
6:
      for all points in my domain do
7.
         Stencil computation (X^t)
8.
      end for
9:
      Exchange overlapped points
10.
      Post-processing
11:
      Write Output
12:
13: end for
```

- Load balancing
- Kernel computation
- Intra/inter-node communication


Stencil Computation

$$\begin{array}{l} \text{for } k = \ell \text{ to } \mathbf{Y} - \ell \text{ do} \\ \text{for } j = \ell \text{ to } \mathbf{X} - \ell \text{ do} \\ \text{for } i = \ell \text{ to } \mathbf{Z} - \ell \text{ do} \\ & \mathcal{X}^{t}_{i,j,k} = C_0 * \mathcal{X}^{t-1}_{i,j,k} \\ & + C_{Z1} * (\mathcal{X}^{t-1}_{i-1,j,k} + \mathcal{X}^{t-1}_{i+1,j,k}) + \ldots + C_{Z\ell} * (\mathcal{X}^{t-1}_{i-\ell,j,k} + \mathcal{X}^{t-1}_{i+\ell,j,k}) \\ & + C_{X1} * (\mathcal{X}^{t-1}_{i,j-1,k} + \mathcal{X}^{t-1}_{i,j+1,k}) + \ldots + C_{X\ell} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j+\ell,k}) \\ & + C_{Y1} * (\mathcal{X}^{t-1}_{i,j-1,k} + \mathcal{X}^{t-1}_{i,j,k+1}) + \ldots + C_{Y\ell} * (\mathcal{X}^{t-1}_{i,j,k-\ell} + \mathcal{X}^{t-1}_{i,j,k+\ell}) \\ & + C_{Y1} * (\mathcal{X}^{t-1}_{i,j,k-1} + \mathcal{X}^{t-1}_{i,j,k+1}) + \ldots + C_{Y\ell} * (\mathcal{X}^{t-1}_{i,j,k-\ell} + \mathcal{X}^{t-1}_{i,j,k+\ell}) \\ & + C_{Y1} * (\mathcal{X}^{t-1}_{i,j,k-1} + \mathcal{X}^{t-1}_{i,j,k+1}) + \ldots + C_{Y\ell} * (\mathcal{X}^{t-1}_{i,j,k-\ell} + \mathcal{X}^{t-1}_{i,j,k+\ell}) \\ & + C_{Y1} * (\mathcal{X}^{t-1}_{i,j,k-1} + \mathcal{X}^{t-1}_{i,j,k+1}) + \ldots + C_{Y\ell} * (\mathcal{X}^{t-1}_{i,j,k-\ell} + \mathcal{X}^{t-1}_{i,j,k+\ell}) \\ & + C_{Y1} * (\mathcal{X}^{t-1}_{i,j,k-1} + \mathcal{X}^{t-1}_{i,j,k+1}) + \ldots + C_{Y\ell} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j+\ell,k}) \\ & + C_{Y1} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j+\ell,k}) + \ldots + C_{Y\ell} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j+\ell,k}) \\ & + C_{Y1} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j+\ell,k}) + \ldots + C_{Y\ell} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j+\ell,k}) \\ & + C_{Y1} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j+\ell,k}) + \ldots + C_{Y\ell} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j+\ell,k}) \\ & + C_{Y1} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j-\ell,k}) + C_{Y1} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j-\ell,k}) \\ & + C_{Y1} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j-\ell,k}) + C_{Y1} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j-\ell,k}) \\ & + C_{Y1} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j-\ell,k}) + C_{Y2} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j-\ell,k}) \\ & + C_{Y1} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j-\ell,k}) + C_{Y2} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j-\ell,k}) \\ & + C_{Y1} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j-\ell,k}) + C_{Y2} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j-\ell,k}) \\ & + C_{Y1} * (\mathcal{X}^{t-1}_{i,j-\ell,k} + \mathcal{X}^{t-1}_{i,j-\ell,k}) +$$


end for end for



Stencil in the Academia & Industry







Stencil Performance Challenges

Two main challenges:


Low FLOPs/Memory ratio

$$FP/Cache_{Classical} = \frac{FloatingPoint\ Operations}{Data\ Cache\ Accesses}$$

$$= \frac{2*\ MultiplyAdd\ Instructions}{X^{t-1}\ Loads + X^t\ Stores}$$

$$= \frac{2*2*\ dim*\ell + 1}{(2*(dim-1)*\ell + 1) + (1)}$$

$$= \frac{4*\ dim*\ell + 1}{2*\ dim*\ell - 2*\ell + 2}$$
(1)




Low data reuse

Overview

- Stencil in a Nutshell
- Motivation: Modeling Stencil Performance
- Stencil Performance Model: Base
- Stencil Performance Model: Extended
 - Cache Interference Phenomena
 - Multi-core Considerations
 - Prefetching Approach
 - Stencil Optimizations
- Model Validation
 - Cache Miss Prediction
 - Optimization Techniques
 - Core Efficiency in SMT Mode
- 6 Conclusions & Future Work

Motivation: Modeling Stencil Performance




- Which one/combination of these should be implemented?
- How much performance improvement can be expected?
- Brute force (autotuning) is too expensive (combinatorial explosion, code management) then modeling seems to be a valid alternative

Overview

- Stencil in a Nutshell
- Motivation: Modeling Stencil Performance
- Stencil Performance Model: Base
- Stencil Performance Model: Extended
 - Cache Interference Phenomena
 - Multi-core Considerations
 - Prefetching Approach
 - Stencil Optimizations
- Model Validation
 - Cache Miss Prediction
 - Optimization Techniques
 - Core Efficiency in SMT Mode
- 6 Conclusions & Future Work

Stencil Performance Model: Base Model I




Basic considerations:


- Computation bottleneck is negligible (low FP/Byte) and reads dominate
- No cache interferences between instructions and data
- P_{read} (2 * ℓ + 1) Z-X planes from \mathcal{X}^{t-1} to compute one \mathcal{X}^{t} output plane (P_{write})
- $S_{total} = P_{read} \times S_{read} + P_{write} \times S_{write}$, being $S_{read} = II \times JJ$ and $S_{write} = I \times J$
- Three memory groups are established

$$T_{total} = \underbrace{T_{L1}}_{first} + \underbrace{\cdots + T_{Li} + \cdots + T_{Ln}}_{intermediate} + \underbrace{T_{Memory}}_{last}$$

What are the $Hits_{Li}$ and $Misses_{Li}$ for each hierarchy level?




Stencil Performance Model: Base Model II



Several data are involved in a stencil comput.:

- Grid points (Input: \mathcal{X}^{t-1} , Output: \mathcal{X}^t)
- Contribution weights ($C_{Z,X,Y,0}$)
- Indices to access grid points (i, j, k)




 $s_{t_0}^{cacheli}$ Misses depend on $II,\,JJ$ sizes and ℓ parameter:


$$egin{align*} \textit{Misses}^{\textit{cline}}_{Li} &= \lceil \textit{II}/\textit{W}
ceil * \textit{JJ} * \textit{KK} * \textit{nplanes}_{Li} \ & \textit{Hits}^{\textit{cline}}_{Li} &= \textit{Misses}^{\textit{cline}}_{Li-1} - \textit{Misses}^{\textit{cline}}_{Li} \ & T^{\textit{cline}}_{Li} &= \textit{cacheline}/\textit{Bw}^{\textit{read}}_{Li} \ & T_{Li} &= \textit{Hits}^{\textit{cline}}_{Li} * T^{\textit{cline}}_{Li} \ & T^$$

• $nplanes_{Li}$: $II \times JJ$ planes read from Li + 1 for each k iteration


(Basic model description in ICCS-iWAPT2011 paper)





$$nplanes_{Li}(II,JJ) = \begin{cases} C_1:1, & \text{if } R_1 \\ \hline C_1 \sqcup C_2:(1,P_{read}-1], & \text{if } \neg R_1 \land R_2 \\ \hline C_2 \sqcup C_3:(P_{read}-1,P_{read}], & \text{if } \neg R_2 \land R_3 \\ \hline C_3 \sqcup C_4:(P_{read},2P_{read}-1], & \text{if } \neg R_3 \land \neg R_4 \\ \hline C_4:2P_{read}-1, & \text{if } R_4 \end{cases},$$



$$nplanes_{Li}(II,JJ) = \begin{cases} C_1 : 1, & \text{if } R_1 \\ C_1 \sqcup C_2 : (1,P_{read}-1], & \text{if } \neg R_1 \wedge R_2 \\ C_2 \sqcup C_3 : (P_{read}-1,P_{read}), & \text{if } \neg R_2 \wedge R_3 \\ C_3 \sqcup C_4 : (P_{read},2P_{read}-1], & \text{if } \neg R_3 \wedge \neg R_4 \\ C_4 : 2P_{read}-1, & \text{if } R_4 \end{cases}$$








Overview

- Stencil in a Nutshell
- Motivation: Modeling Stencil Performance
- Stencil Performance Model: Base
- Stencil Performance Model: Extended
 - Cache Interference Phenomena
 - Multi-core Considerations
 - Prefetching Approach
 - Stencil Optimizations
- Model Validation
 - Cache Miss Prediction
 - Optimization Techniques
 - Core Efficiency in SMT Mode
- 6 Conclusions & Future Work

Stencil Model: Cache Interference Phenomena


- Add full 3C (compulsory, conflict and capacity) misses detection
- Convert the model from a discrete to a continuum space



Stencil Model: from Single-core to Multi-core

STREAM2 benchmark must mimic stencil environment:

- Read Bw (DOT kernel), Write Bw (FILL kernel)
- Number of threads and their pinning to cores
- Memory alignment, temporal or non-temporal writes, SISD/SIMD ISA
- Shared resources → size_{Li} = N/nthreads_{core}




Stencil Model: Prefetching Effect



Gabriel Marin, Collin McCurdy, and Jeffrey S. Vetter.

Diagnosis and optimization of application prefetching performance. (ICS '13)

$$DC_{effectiveness} = DC_Req_PF/DC_Req_AII \in [0, 1]$$



$$nplanes_{Li}^{S} = nplanes_{Li} \times DC_{effectiveness}$$

 $nplanes_{Li}^{NS} = nplanes_{Li} \times (1 - DC_{effectiveness})$

Stencil Model: Spatial Blocking Optimization

Traverse the domain in $TI \times TJ \times TK$ blocks:


$$\begin{split} I &= \lceil TI/W \rceil \times W, & J &= TJ, & K &= TK, \\ II &= \lceil (TI + 2 \times \ell)/W \rceil \times W, & JJ &= TJ + 2 \times \ell, & KK &= TK + 2 \times \ell \;. \end{split}$$

New II and JJ are used for $R_{1,2,3,4}$ to estimate $nplanes_{Li}$:


$$\textit{Misses}^{[S,\textit{NS}]}_{\textit{Li}} = \lceil \textit{II}/\textit{W} \rceil \times \textit{JJ} \times \textit{KK} \times \textit{nplanes}^{[S,\textit{NS}]}_{\textit{Li}} \times \textit{NB} \ ,$$

Consider penalties on caches with prefetching (may disrupt memory access and increase data transfers):

 $Misses_{Li}^{NS} \stackrel{+}{=} TP \times JJ \times KK \times nplanes_{Li}^{NS} \times NB, \quad \text{if } II/W \geq TP$ $Misses_{Li}^{S} \stackrel{+}{=} LAP \times JJ \times KK \times nplanes_{Li}^{S} \times NB, \quad \text{if } II/W \geq TP$



Stencil Model: Semi-stencil Optimization



Semi-stencil can be modeled by setting the Z-X planes read/written


$$P_{read} = \overbrace{\ell+1}^{\chi^{t-1}} + \overbrace{1}^{\chi^{t}}, \quad P_{write} = \overbrace{2}^{\chi^{t}}, \quad \text{if } \neg R_{4}$$
 $P_{read} = \ell+1+2, \quad P_{write} = 3, \quad \text{if } R_{4}$

Overview

- Stencil in a Nutshell
- Motivation: Modeling Stencil Performance
- Stencil Performance Model: Base
- Stencil Performance Model: Extended
 - Cache Interference Phenomena
 - Multi-core Considerations
 - Prefetching Approach
 - Stencil Optimizations
- Model Validation
 - Cache Miss Prediction
 - Optimization Techniques
 - Core Efficiency in SMT Mode
- Conclusions & Future Work


Model Validation: Experiments on Intel Xeon Phi

Parameters	Range of values	
Naive sizes $(I \times J \times K)$ Rivera sizes $(I \times J \times K)$ Stencil sizes (ℓ)	8 × 8 × 128 2048 × 1024 × 128 512 × 2048 × 128 1, 2, 4 and 7 (7, 13, 25 and 43-point)	
Algorithms	{Naive, Rivera} × {Classical, Semi-stencil}	
Block sizes (TI and TJ)	{8, 16, 24, 32, 64, 128, 256, 512, 1024, 1536, 2048}	
SMT configuration	1, 2 and 4 threads x Core	




Description	Intel Xeon Phi Events	Time Cost Formulas
Cycles L1 Reads L1 Misses	CPU_CLK_UNHALTED VPU_DATA_READ VPU_DATA_READ_MISS	$T_{L1} = (\text{L1 Reads - L1 Misses}) \times Bw_{L1}^{cline}$ $T_{L2} = Bw_{L2}^{cline} \times (\text{L1 Misses - L2 Misses -} (\text{L2 Prefetches - L2 Writes} \times \text{Pref Eff})$
L2 Misses	L2_DATA_READ_MISS_ MEM_FILL	$T_{Mem} = L2 \text{ Misses} \times Bw_{Mem}^{NS} + Bw_{Mem}^{S} \times (L2 \text{ Prefetches - L2 Writes} \times \text{ Pref Eff})$
L2 Prefetches L2 Writes	HWP_L2MISS L2_WRITE_HIT	$T_{Writes} = \text{L2 Writes} \times \text{Pref Eff} \times Bw_{Write}^{S} + \text{L2 Writes} \times (1 - \text{Pref Eff}) \times Bw_{Write}^{NS}$

Model Validation: Cache Misses (Naive case, $\ell = 4$)




Stencil Computations Models on HPC

Model Validation: Time Prediction (Naive case, $\ell = 7$)




Model Validation: Spatial Blocking & Semi-stencil

 $(\ell = 1, \ell = 7)$



Model Validation: Core Efficiency in SMT Mode



- Decide best SMT configuration to be conducted
- Predict cache and prefetching contention (due to ℓ and $II \times JJ$)

Plane size (I x J)


Conclusions & Future Work

- This model includes multi- and many-core support
- Robust hardware prefetching modeling (prefetching effectiveness)
- Considers cache interference phenomena (3C misses)
- Extended with stencil optimizations (blocking and Semi)
- Most results have a high accuracy (rel. error 5-15%)
- Core efficiency predictor (best SMT configuration)

Questions



Auto-tuning blocking parameters



State of the Art - The most popular

