de la Cruz 8 Araya-Polo

Stencil in Nutshell

Modelingdriven Stenci Code Development

Performance Model

Model Cache Interference Prefetching Approach

Model Validation Cache Miss Prediction Core Efficiency i

How to use the model

Conclusions & Future Work

Using Modeling to Develop Stencil Codes

Raúl de la Cruz¹ and Mauricio Araya-Polo²

delacruz@bsc.es, mauricio.araya@shell.com

Barcelona Supercomputing Center (BSC-CNS), Barcelona (Spain)¹ Shell Intl. E&P Inc., Houston, Texas (USA)²

2015 Rice Oil and Gas High Performance Computing
Workshop
Houston, Texas, USA, March 4th, 2015

Overview

de la Cruz Araya-Polo

Stencil in a Nutshell

Modelingdriven Stenci Code Development

Stencil
Performance
Model
Model
Cache Interference

Model Validation Cache Miss Prediction Core Efficience

How to use the model

Conclusions & Future Work

1 Stencil in a Nutshell

- 2 Modeling-driven Stencil Code Developmen
- 3 Stencil Performance Model
 - Model
 - Cache Interference
 - Prefetching Approach
- Model Validation
 - Cache Miss Prediction
 - Core Efficiency in SMT Mode
- 6 How to use the model
- 6 Conclusions & Future Work

Stencil in a Nutshell

Stencil in a Nutshell

Finite Difference Method

- 1: Domain decomposition of mesh
- **for** time = 0 to $time_{end}$ **do**
- Read Input 3:

4.

5:

8.

10:

- Pre-processing
- Inject source
- Apply boundary conditions 6: 7.
 - for all points in my domain do


Stencil computation (X^t)

- end for 9.
 - Exchange overlapped points
- 11. Post-processing 12:
 - Write Output
- 13: end for
 - Load balancing
 - Kernel computation
 - Intra/inter-node communication

Stencil Computation

$$\begin{array}{l} \text{for } k = \ell \text{ to } Y - \ell \text{ do} \\ \text{for } j = \ell \text{ to } X - \ell \text{ do} \\ \text{for } i = \ell \text{ to } Z - \ell \text{ do} \\ \lambda_{i,j,k}^t = C_0 * \mathcal{X}_{i,j,k}^{t-1} \\ + C_{Z1} * (\mathcal{X}_{i-1,j,k}^{t-1} + \mathcal{X}_{i+1,j,k}^{t-1}) + \ldots + C_{Z\ell} * (\mathcal{X}_{i,j-1,k}^{t-1} + \mathcal{X}_{i,j+1,k}^{t-1}) + \ldots + C_{X\ell} * (\mathcal{X}_{i,j-1,k}^{t-1} + \mathcal{X}_{i,j+1,k}^{t-1}) + \ldots + C_{X\ell} * (\mathcal{X}_{i,j-1,k}^{t-1} + \mathcal{X}_{i,j+1,k}^{t-1}) + \ldots + C_{Y\ell} * (\mathcal{X}_{i,j,k-1}^{t-1} + \mathcal{X}_{i,j,k+1}^{t-1}) + \ldots + C_{Y\ell} * (\mathcal{X}_{i,j,k-1}^{t-1} + \mathcal{X}_{i,j,k-1}^{t-1}) + \ldots + C_{Y\ell} * (\mathcal{X}_{i,j,k-1}^{t-1} + \mathcal{X}_{i,j,k-1}^{t-1})$$

end for end for



de la Cruz de Araya-Polo

Stencil in a Nutshell

Modelingdriven Stenci Code Development

Performance
Model

Model
Cache Interference

Model Validation Cache Miss Prediction Core Efficiency in


How to use the model

Conclusions 8

Motivation: Stencil Performance Challenges

Two main challenges:

Low FLOPs/Memory ratio



2 Low data reuse

de la Cruz 8

Stencil in Nutshell

Modelingdriven Stencil Code Development

Performance
Model
Model
Cache Interference
Prefetching

Model Validation Cache Miss Prediction Core Efficiency in SMT Mode

How to use the model

Conclusions & Future Work

Overview

- Stencil in a Nutshell
- Modeling-driven Stencil Code Development
- Stencil Performance Model
 - Model
 - Cache Interference
 - Prefetching Approach
- Model Validation
 - Cache Miss Prediction
 - Core Efficiency in SMT Mode
- 6 How to use the model
- 6 Conclusions & Future Work

de la Cruz

Stencil in a

Modelingdriven Stencil Code Development


Stencil
Performance
Model
Model
Cache Interference
Prefetching

Model Validation Cache Miss Prediction Core Efficiency SMT Mode

How to use the model

Conclusions 8
Future Work

Approach: Modeling-driven Stencil Code Develor



- Which one/combination of these should be implemented?
- How much performance improvement can be expected?
- Brute force (autotuning) is too expensive (combinatorial explosion, code management) then modeling seems to be a valid alternative

de la Cruz 8

Stencil in Nutshell

driven Stenc Code Developmen

Stencil Performance Model

Model
Cache Interference
Prefetching
Approach

Model Validation Cache Miss Prediction Core Efficiency in SMT Mode

How to use the model

Conclusions & Future Work

Overview

- Stencil in a Nutshell
- 2 Modeling-driven Stencil Code Development
- 3 Stencil Performance Model
 - Model
 - Cache Interference
 - Prefetching Approach
- Model Validation
 - Cache Miss Prediction
 - Core Efficiency in SMT Mode
- 6 How to use the model
- 6 Conclusions & Future Work

Stencil Performance Model (I)

CPU

 $Hits_I^{word}$

 $Hits_{L_n}^{cacheline}$

 $Hits^{cacheline}_{Memory}$

Ln

Mem

Request

word

de la Cruz de Arava-Polo

Stencil in a Nutshell

driven Stend Code Developmen

Stencil Performance Model

Model
Cache Interferen
Prefetching
Approach


Model Validation Cache Miss Prediction Core Efficiency SMT Mode

How to use the model

Conclusions &


Basic considerations:

- Computation bottleneck is negligible (low FP/Byte) and reads dominate
- No cache interferences between instructions and data
- P_{read} (2 * ℓ + 1) Z-X planes from \mathcal{X}^{t-1} to compute one \mathcal{X}^t output plane (P_{write})



Misses^{cache} Three memory groups are established

$$T_{total} = \underbrace{T_{L1}}_{first} + \underbrace{\cdots + T_{Li} + \cdots + T_{Ln}}_{intermediate} + \underbrace{T_{Memory}}_{last}$$



Stencil Performance Model (II)

CPU

L₁

Ln

Mem

 $Hits_I^{cacheline}$

Request word

de la Cruz 8 Arava-Polo

Nutshell

driven Stend Code Developmen

Performance
Model
Model
Cache Interference
Prefetching


Model Validation Cache Miss Prediction Core Efficiency in SMT Mode

How to use the model

Conclusions 8 Future Work Several data are involved in a stencil comput.:

- Grid points (Input: \mathcal{X}^{t-1} , Output: \mathcal{X}^{t})
- Contribution weights $(C_{Z,X,Y,0})$
- Indices to access grid points (i, j, k)

Misses depend on II, JJ sizes and ℓ parameter:



 nplanes_{Li}: II × JJ planes read from Li + 1 for each k iteration



 $Misses_{L}^{cacheline}$

Raúl de la Cruz and Mauricio Araya-Polo.

Towards a Multi-Level Cache Performance Model for 3D Stencil Computation, ICCS11-iWAPT.

lodeling

de la Cruz Araya-Polo

Stencil in Nutshell

driven Stend Code Developmen

Stencil Performance Model


Model Cache Interference Prefetching Approach


Model
Validation
Cache Miss
Prediction
Core Efficiency is
SMT Mode

How to use the model

Conclusions Future Work

Stencil Model (III): Read Miss Cases & Rules






Cache Interference

Stencil Model (IV): Cache Interference

- Add full 3C (compulsory, conflict and capacity) misses detection
- Convert the model from a discrete to a continuum space

$$P(i) = \frac{\overbrace{II \times JJ}^{\text{whole plane}} - \overbrace{II \times (P_{read} - 1)}^{\text{columns reuse}}}{II \times JJ} \in [0, 1] \rightarrow \textit{nplanes}_{Li} \prime = \textit{nplanes}_{Li} \times P(i)$$



de la Cruz a Arava-Polo

Stencil in Nutshell

Modelingdriven Stenc Code Developmen

Performance
Model
Model
Cache Interferenc
Prefetching
Approach

Model Validation Cache Miss Prediction Core Efficiency SMT Mode

How to use the model

Conclusions


Stencil Model (V): Prefetching Effect



Gabriel Marin, Collin McCurdy, and Jeffrey S. Vetter.

Diagnosis and optimization of application prefetching performance. (ICS '13)

$$DC_{effectiveness} = DC_Req_PF/DC_Req_AII \in [0, 1]$$



$$nplanes_{Li}^{S} = nplanes_{Li} \times DC_{effectiveness}$$

 $nplanes_{Li}^{NS} = nplanes_{Li} \times (1 - DC_{effectiveness})$

de la Cruz 8

Araya-Polo

Stencil in Nutshell

driven Stend Code Developmen

Stencil
Performance
Model
Model
Cache Interference
Prefetching
Approach

Model Validation Cache Miss Prediction

How to use the model

Conclusions Future Work

Overview

- Stencil in a Nutshell
- 2 Modeling-driven Stencil Code Development
- Stencil Performance Model
 - Model
 - Cache Interference
 - Prefetching Approach
- Model Validation
 - Cache Miss Prediction
 - Core Efficiency in SMT Mode
- 6 How to use the model
- 6 Conclusions & Future Work

de la Cruz

Stencil in a

Modelingdriven Stend Code

Stencil
Performance
Model
Model
Cache Interferen
Prefetching
Approach

Model Validation Cache Miss Prediction Core Efficience

How to use the model

Conclusions 8 Future Work

Model Validation: Experiments on Intel Xeon Phi

Parameters	Range of values		
Naive sizes $(I \times J \times K)$ Rivera sizes $(I \times J \times K)$ Stencil sizes (ℓ)	$8\times8\times128\dots2048\times1024\times128$ 512 \times 2048 \times 128 1, 2, 4 and 7 (7, 13, 25 and 43-point)	CORE 0 (3) SMT (7) Up to 4 thds L1D 32KB	CORE 3 SMT Up to 4 thrds L1D 32KE
Algorithms	{Naive, Rivera} × {Classical, Semi-stencil}		
Block sizes (TI and TJ)	{8, 16, 24, 32, 64, 128, 256, 512, 1024, 1536, 2048}		
SMT configuration	1, 2 and 4 threads x Core		

Description	Intel Xeon Phi Events	Time Cost Formulas
Cycles	CPU_CLK_UNHALTED	$T_{L1} = (\text{L1 Reads - L1 Misses}) \times Bw_{L1}^{clin}$
L1 Reads	VPU_DATA_READ	$T_{L2} = Bw_{L2}^{cline} \times (L1 \text{ Misses - L2 Misse})$
L1 Misses	VPU_DATA_READ_MISS	(L2 Prefetches - L2 Writes \times Pref
L2 Misses	L2_DATA_READ_MISS_	$T_{Mem} = L2 \text{ Misses} \times Bw_{Mem}^{NS} + Bw_{Mem}^{S}$
	MEM_FILL	(L2 Prefetches - L2 Writes × Pref
L2 Prefetches	HWP_L2MISS	$T_{Writes} = L2 \text{ Writes} \times \text{Pref Eff} \times Bw_{Wri}^{S}$
L2 Writes	L2_WRITE_HIT	+ L2 Writes \times (1 - Pref Eff) $\times Bw_W^N$

de la Cruz 8

Stencil in Nutshell

driven Sten Code

Developme

Stencil Performant


Model
Cache Interferen
Prefetching

Model Validation Cache Miss Prediction Core Efficiency

How to us the model

Conclusions &

Model Validation (I): Cache Misses (Naive case, $\ell=4$)



Stencil in a


Modelingdriven Stenc Code

Stencil
Performance
Model
Model
Cache Interferenc
Prefetching
Approach

Model Validation Cache Miss Prediction Core Efficiency in SMT Mode

How to use

Conclusions &



- Decide best SMT configuration to be conducted
- Predict cache and prefetching contention (due to ℓ and $II \times JJ$)

Plane size (I x J)



Raúl de la Cruz and Mauricio Araya-Polo.

Modeling Stencil Computations on Modern HPC Architectures, SC14-PMBS.

de la Cruz Arava-Polo

Stencil in Nutshell

Modelingdriven Stenc Code Developmen

Performance
Model
Model
Cache Interferenc
Prefetching
Approach

Model Validation Cache Miss Prediction Core Efficiency in SMT Mode

How to use the model

Conclusions Future Work

Developing Stencil Code Using The Model

- Get the model (soon in github)
- Run stream benchmark or similar
- Edit platforms.h (HW parameters) using results from step 2
- Ompile for any supported architecture (SANDY, KNC, NEHALEM, IVY, OPTERON, SHANGHAI, POWER6, BGP, PPC970)
- Set the problem size IxJxK, block size (if blocking will be used), stencil order and time iterations
- Run model (e.g): > model.1thr.1xCore.LIN_INTERP 64 64 64 16 16 16 20 8
 - The output can help:
 - quick and cheap estimation of performance,
 - to decide which combinations of order/blocking sizes and threads per code to use (KNC case), before even developing any code;
 - evaluate different optimizations performance,
 - if after step 2 a roofline model was created, results of our model can be compared against roofline

Conclusions & Future Work

de la Cruz a Araya-Polo

Nutshell

driven Stenc Code Developmen

Stencil
Performance
Model
Model
Cache Interferenc
Prefetching
Approach

Model Validation Cache Miss Prediction Core Efficiency i SMT Mode

How to use the model

Conclusions & Future Work

- This model includes multi- and many-core support
- Robust hardware prefetching modeling (prefetching effectiveness)
- Considers cache interference phenomena (3C misses)
- Includes stencil optimizations (blocking and semi, more coming)
- Results are accurate (rel. error 1-15%)
- Core efficiency predictor (best SMT configuration)
- Useful for static and dynamic analysis for making development and budget decisions

de la Cruz 8 Arava-Polo

Stencil in a

Modelingdriven Stencil Code Development

Stencil
Performance
Model
Model
Cache Interferenc


Model Validation Cache Miss Prediction Core Efficiency in SMT Mode

How to use the model


Conclusions & Future Work

Thanks!

de la Cruz & Araya-Polo



de la Cruz 8 Araya-Polo



Stencil Model: Read Miss Cases & Rules

