



CS 217 Lecture 5


Introduction to Spatial

Fall 2018


Considerations for Designing ML HW

- **Pipelining**
 - For better performance, keep as much of the HW as busy as possible at once
- **Custom memory hierarchy**
 - Lots of room to specialize memory hierarchy for specific access patterns
 - But custom memory hierarchy requires custom partitioning, allocation, etc.
- **Finite physical compute and memory resources**
 - Modern deep ML models require significant amount of compute and memory
- **Huge parameter design spaces**
 - Different machine learning applications have application-specific bottlenecks
 - The bottlenecks could be removed by choosing the right set of design parameters

Language Taxonomy




Language Taxonomy



Language Requirements

1. Performant: generates efficient hardware
2. Productive: High-level language for “power” users
3. Portable: Target-generic source



Language Comparisons

Hardware Description Languages (HDLs)


e.g. Verilog, VHDL, Chisel, Bluespec

Performance

✓ Arbitrary RTL

Productivity


✗ No high-level
abstractions



Portability

✗ Significant target-specific code

Language Comparisons




High Level Synthesis Tools (HLS)

e.g. SDAccel, OpenCL

Performance

- ✗ No memory hierarchy
- ✗ No arbitrary pipelining
- ✗ No arbitrary RTL




Productivity

- ✓ Nested loops
- ✗ Difficult to tune
- ✗ Banking, unrolling require pragmas

Portability

- ✓ Single vendor


Language Comparisons



Performance

- ✓ Memory hierarchy
- ✓ Arbitrary pipelining
- ✗ No arbitrary RTL

Spatial




Portability

- ✓ Target-generic source

Productivity

- ✓ Nested loops
- ✓ Automatic memory banking/buffering
- ✓ Implicit design parameters (unrolling, banking, etc.)
- ✓ Automated design tuning



Introducing Spatial

- Programming language to simplify accelerator design
 - Simple APIs to manage Host <-> Accelerator communication
 - Built-in constructs to express parallel datapaths, on-chip memories etc.
 - Automatic functional and cycle-accurate simulation
- Focus on “interesting stuff” aka accelerator datapath and control design

Things Spatial (the Language) Has

- ✓ Nest-able control structures (like software)
- ✓ Arbitrary pipelining of loops
- ✓ Memory hierarchy (SRAM vs. DRAM)
- ✓ Specialized memory types (e.g. FIFO, RegFile)
- ✓ Streaming abstractions (StreamIn, StreamOut)
- ✓ High level host/Accelerator interfaces

Things Spatial's Compiler Does

- ✓ Retiming (register insertion)
- ✓ Control scheduling
 - Scheduling of inner loops (using dependencies) is done
 - Scheduling of outer loops (also dependencies) soon!
- ✓ Multi-ported memory and buffer inference
 - Infers multiple ports for multiple concurrent accesses
 - Infers buffer depth for accesses across pipeline stages
- ✓ Some miscellaneous hardware optimizations
- ✓ Automated design tuning (updating soon)

Things Spatial's Compiler Doesn't (Yet)

✗ Automatic loop/data tiling

- Splitting loops up
- Inference of DRAM/SRAM + transfers

✗ Automatic work allocation

- Breaking computation up into host/Accel regions

✗ Loop fusion

- Merging of loops which have element-wise dependencies
- Elimination of memories between such loops

SPATIAL (AND SCALA) BASICS

Hello Spatial!

```
1 import spatial.dsl._
2
3 @spatial
4 object HelloSpatial extends SpatialApp {
5
6
7   def main(args: Array[String]): Unit = {
8     val input = args(0).to[Int]
9     val in  = ArgIn[Int]
10    val out = ArgOut[Int]
11    setArg(in, input)
12    Accel {
13      out := in + 4
14    }
15    println("Output: " + getArg(out))
16  }
17 }
18
```


Spatial is an *Embedded DSL* in Scala

```
1 import spatial.dsl._
2
3 @spatial
4 object HelloSpatial extends SpatialApp {
5
6
7   def main(args: Array[String]):
8     val input = args(0).to[Int]
9     val in = ArgIn[Int]
10    val out = ArgOut[Int]
11    setArg(in, input)
12    Accel {
13      out := in + 4
14    }
15    println("Output: " + getArg(out))
16  }
17 }
18
```

An **embedded DSL** can be thought of as an automatically optimized **Scala** library.

Scala Basics

```
1 import spatial.dsl._
2
3 @spatial
4 object HelloSpatial extends SpatialApp {
5
6
7   def main(args: Array[String]): Unit = {
8     val input = args(0).to[Int]
9     val in  = ArgIn[Int]
10    val out = ArgOut[Int]
11    setArg(in, input)
12    Accel {
13      out := in + 4
14    }
15    println("Output: " + getArg(out))
16  }
17 }
18
```



Semicolons are optional

Import Statements

```
1 import spatial.dsl._
2
3
4 object HelloWorld extends SpatialApp {
5
6
7
8
9
10   val out = Argout[Int]
11   setArg(in, input)
12   Accel {
13     out := in + 4
14   }
15   println("Output: " + getArg(out))
16 }
17
18
```



Same in every Spatial program
(Similar idea to **#include** in C,
Identical to **import** in Java, Python)

Application Object Declaration

```
1 import spatial.dsl._
2
3 @spatial
4 object HelloSpatial extends SpatialApp {
5
6
7   def main(args: Array[String]): Unit = {
```

Spatial applications are always **objects**

```
10     val out = ArgOut[Int]
11     setArg(in, input)
12     Accel {
13       out := in + 4
14     }
15     println("Output: " + getArg(out))
16   }
17 }
18
```

Application Object Declaration

```
1 import spatial.dsl._
2
3 @spatial
4 object HelloSpatial extends SpatialApp {
5
6
7   def main(args: Array[String]) {
8     // ...
9     val out = ArgOut[Int]
10    setArg(in, input)
11    Accel {
12      out := in + 4
13    }
14    println("Output: " + getArg(out))
15  }
16 }
17
18
```

Name of application

All Spatial applications inherit from (“extends”) **SpatialApp**

Spatial's Entry Function: "main()"

```
1 import spatial._
2
3 @spatial
4 object HelloSpatial extends SpatialApp {
5
6
7   def main(args: Array[String]) {
8     val input = args(0).toInt
9     val in = ArgIn[Int]
10    val out = ArgOut[Int]
11    setArg(in, input)
12    Accel {
13      out := in + 4
14    }
15    println("Output: " + getArg(out))
16  }
17 }
18
```

Spatial's entry function

Spatial's Entry Function: "main()"

```
1 import spatial.dsl._
2
3
4 object HelloSpatial extends SpatialApp {
5
6
7   def main(args: Array[String]): Unit = {
8     val input = args(0).to[Int]
9     val in = ArgIn[Int]
10    = ArgO
11    n, inp
12    in +
13
14   }
15   println("Output: " + getArg(out))
16 }
17 }
18
```

Starts a function
declaration

Function return type
(Unit: same as void)

Val Definitions

Declares an **immutable** value named “input” (value can’t be modified later)

```
1 import spatial.dsl._
2
3
4
5
6
7
8 def main(args: Array[String]): Unit = {
9   val input = args(0).to[Int]
10  val in = ArgIn[Int]
11  val out = ArgOut[Int]
12  setArg(in, input)
13  Accel {
14    out := in + 4
15  }
16  println("Output: " + getArg(out))
17 }
18 }
```


Val Definitions

Value types are optional in Scala.

```
1 import spatial.dsl._
2
3
4
5
6
7
8 def main(args: Array[String]): Unit = {
9   val input: Int = args(0).to[Int]
10   val in  = ArgIn[Int]
11   val out = ArgOut[Int]
12   setArg(in, input)
13   Accel {
14     out := in + 4
15   }
16   println("Output: " + getArg(out))
17 }
18 }
```

Val Definitions

Scala is statically typed (like C, Java)
Without the “: **Int**”, the type of this
value is **inferred** by the compiler.





```
1 import spatial.dsl.  
6  
7  
8 def main(args: Array[String]): Unit = {  
9   val input = args(0).to[Int]  
10  val in = ArgIn[Int]  
11  val out = ArgOut[Int]  
12  setArg(in, input)  
13  Accel {  
14    out := in + 4  
15  }  
16  println("Output: " + getArg(out))  
17 }  
18 }
```


Method Calls

```
1 import spatial.dsl._  
2
```

Round brackets () for value parameters
Square brackets [] are for **type** parameters

```
7  
8 def main(args: Array[String], Unit) = {  
9   val input = args(0).to[Int]  
10  val in = ArgIn[Int]  
11  val out = ArgOut[Int]  
12  setArg(in, input)  
13  Accel {  
14    out := in + 4  
15  }  
16  println("Output: " + getArg(out))  
17 }  
18 }
```

Spatial Command-Line Arguments

Spatial app's command-line arguments

Conversion from **String** to **Int**


Host

```
int main(int argc, char **argv) {  
    int in = atoi(argv[1]);  
  
    printf("Output: %d\n", out);  
    return 0;  
}
```

Input Arguments (ArgIn)


```
1 import spatial.dsl._
2
3
4
5
6
7
8 def main(args: Array[String]): Unit = {
9   val input = args(0).to[Int]
10  val in = ArgIn[Int]
11  val out = ArgOut[Int]
12  setArg(in, input)
13  Accel {
14    out := in + 4
15  }
16  println("Output: " + getArg(out))
17 }
18 }
```

Creates a new register to capture a scalar argument *from* the CPU



Output Arguments (ArgOut)


```
1 import spatial.dsl._
2
3
4 object HelloSpatial extends SpatialApp {
5   // ...
6
7   // Creates a new scalar argument to
8   // the CPU from the Accelerator
9
10  val input = args(0).to[Int]
11  val in = ArgIn[Int]
12  val out = ArgOut[Int]
13  setArg(in, input)
14  Accel {
15    out := in + 4
16  }
17  println("Output: " + getArg(out))
18 }
```



Scalar Transfers (CPU → Accelerator)

```
1 import spatial.dsl._
2
3
4 object HelloSpatial extends SpatialApp {
5
6
7   def main(args: Array[String]): Unit = {
8     val input = args(0).to[Int]
9     val in = ArgIn[Int]
10    val out = ArgOut[Int]
11    setArg(in, input)
12    Accelerator {
13      out := in + 4
14    }
15  }
16
17
18 }
```

Tells the host CPU to write **input** to scalar argument **in** on the Accelerator




Accel Block

```
1 import spatial.dsl._  
2  
3  
4 object HelloSpatial extends SpatialApp {  
5  
6
```


Defines an Accelerator computation scope. Everything in here goes on the Accelerator

```
11   setArg(in, input)  
12   Accel {  
13     out := in + 4  
14   }  
15   println("Output: " + getArg(out))  
16 }  
17 }  
18
```



Acceleratable Code

```
1 import spatial.dsl._
2
3
4 object HelloSpatial extends SpatialApp {
5
6   The types of operations done in
7   this scope are limited to
8   acceleratable (synthesizable)
9   Spatial
10
11   Acceleratable
12   out := in + 4
13 }
14 println("Output: " + getArg(out))
15 }
16 }
17 }
18 }
```



Accel Block


```
1 import spatial.dsl._  
2  
3  
4 object HelloSpatial extends SpatialApp {  
5  
6  
7  
8  
9  
10  
11
```

Accel handles control signals for you.

It implicitly creates:


- a **start signal** (CPU → Accelerator)
- a **done signal** (Accelerator → CPU)

```
12   Accel {  
13     out := in + 4  
14   }  
15   println("Output: " + getArg(out))  
16 }  
17 }  
18
```




Implicit Register Reads

```
1 import spatial.dsl._
2
3
4 object HelloSpatial extends SpatialApp {
5
6
7   def main(args: Array[String]): Unit = {
8
9     Implicitly creates a wire from the  
output of register (ArgIn) in
10
11     setArg(in, input)
12     Accel {
13       out := in + 4
14     }
15     println("Output: " + getArg(out))
16   }
17 }
18
```




Implicit Register Reads

```
1 import spatial.dsl._
2
3
4 object HelloSpatial extends SpatialApp {
5
6
7   def main(args: Array[String]): Unit = {
8
9     := connects the value in + 4
10    to the input of the register out
11     setArg(in, input)
12     Accel {
13       out := in + 4
14     }
15     println("Output: " + getArg(out))
16   }
17 }
18
```




Accel Block Scheduling

```
1 import spatial.dsl._
2
3
4 object HelloSpatial extends SpatialApp {
5
6   Accel guarantees that
7   Accelerator execution completes
8   after all operations in this block
9   complete
10
11   setArg(in, input)
12   Accel {
13     out := in + 4
14   }
15   println("Output: " + getArg(out))
16 }
17 }
18
```



Scalar Transfers (Accelerator / CPU)


```
1 import spatial.dsl._
2
3
4 object HelloSpatial extends SpatialApp {
5
6
7   def main(args: Array[String]): Unit = {
8     val input = args(0).to[Int]
9
10
11     Gets the value of the ArgOut out
12     from the Accelerator back to the
13     CPU
14   }
15   println("Output: " + getArg(out))
16 }
17
18
```



Printing in Spatial**

```
1 import spatial.dsl._
2
3
4 object HelloSpatial extends SpatialApp {
5
6
7   def main(args: Array[String]): Unit = {
8     val input = args(0).to[Int]
9     val in = ArgIn[Int]
10
11     Prints the output to the terminal
12
13     out := in + 4
14   }
15   println("Output: " + getArg(out))
16 }
17
18
```

** Printing in Spatial isn't synthesizable, but it can be used in **host code** and in **debugging** (more later)



```
int main(int argc, char **argv) {
    int in = atoi(argv[1]);

    ...

    printf("Output: %d\n", out);
    return 0;
}
```

Hello Spatial!

```
1 import spatial.dsl._
2
3
4 object HelloSpatial extends SpatialApp {
5
6
7   def main(args: Array[String]): Unit = {
8     val input = args(0).to[Int]
9     val in  = ArgIn[Int]
10    val out = ArgOut[Int]
11    setArg(in, input)
12    Accel {
13      out := in + 4
14    }
15    println("Output: " + getArg(out))
16  }
17 }
18
```

SIMPLE TYPES

Custom Types in Spatial

- Now what if we want an ArgIn value that isn't an Int?
- Other options:
 - Custom fixed point types
 - Custom floating point types
 - Structs
 - Vectors

Custom Types

```
1
2
3 val input = args(0).to[Int]
4 val in   = ArgIn[Int]
5
6 setArg(in, input)
7
8
9
10
11
12
13
14
15
16
17
18
```

Custom Fixed Point Types

```
1 type Q8_8 = FixPt[FALSE, 8, 8]
```

2
3
4

TRUE = Signed
FALSE = Unsigned

N = # of integer bits
(N from 1 to 128)

N = # of fraction bits
(N from 0 to 128)

0b00000000.00000000
Integer bits Fraction bits

Custom Fixed Point Examples

```
1 type Q8_8 = FixPt[FALSE,_8,_8]
2
3 type UInt8 = FixPt[FALSE,_8,_0]
4
5 type LongLong = FixPt[TRUE,_128,_0]
```

```
10
11 0b00000000.00000000
12   └──┬──┘ └──┬──┘
13   Integer bits Fraction bits
```

Custom Fixed Point Types

```
1 type UInt8 = FixPt[FALSE,_8,_0]
2
3 val input = args(0).to[UInt8]
4 val in  = ArgIn[UInt8]
5
6 setArg(in, input)
7
8
9
10
11
12
13
14
15
16
17
18
```

Custom Floating Point Types

```
1 type Float = FltPt[_23,_11]
```

$_N$ = # of significand bits + 1
(N from 1 to 128)
Includes sign bit!

$_N$ = # of exponent bits
(N from 0 to 128)

0 00000000 x 2⁰⁰⁰⁰⁰⁰⁰⁰
Sign bit Significand bits Exponent bits

Custom Floating Point Types

```
1 type Half = FltPt[_11,_5]
2
3 val input = args(0).to[Half]
4 val in   = ArgIn[Half]
5
6 setArg(in, input)
7
8
9
10
11
12
13
14
15
16
17
18
```

Predefined Type Aliases

```
1 type Char  = FixPt[TRUE,_8,_0]
2 type Short = FixPt[TRUE,_16,_0]
3 type Int   = FixPt[TRUE,_32,_0]
4 type Long  = FixPt[TRUE,_64,_0]
5
6 type Half   = FltPt[_11,_5]    // 754 Half
7 type Float  = FltPt[_24,_8]    // 754 Single
8 type Double = FltPt[_53,_11]   // 754 Double
9
10
11
12
13
14
15
16
17
18
```

Note About Booleans

```
1  
2  
3 val input = args(0).to[Boolean]  
4 val in   = ArgIn[Boolean]  
5  
6 setArg(in, input)
```

Note: For API purposes,
Boolean is NOT the same as
single bit fixed point number


Uses “false” and “true”
rather than 0 and 1

Custom Structs

```
1 @struct class MyStruct(  
2     red:    Int,  
3     green:  Int,  
4     blue:   Int  
5 )  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18
```

Declares a new Struct type
with the given list of fields

Custom Structs




```
1 @struct class MyStruct(  
2     red:    Int,  
3     green:  Int,  
4     blue:   Int  
5 )  
6  
7 val bus = MyStruct(147, 192, 125)  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18
```

Allocates an instance of the struct.
Note: NO *new* keyword used

In hardware, a struct instance is just
a concatenation of wires


Custom Structs



```
1 @struct class MyStruct(  
2     red:  Int,  
3     green: Int,  
4     blue:  Int  
5 )  
6  
7 val bus = MyStruct(147, 192, 125)  
8  
9 val red = bus.red  
10 val blue = bus.blue
```

Creates a reference to the struct field (equivalent to a bit slice)

Custom Structs



```
1 @struct class MyStruct(  
2     red:  Int,  
3     green: Int,  
4     blue:  Int  
5 )  
6  
7 val bus = MyStruct(147, 192, 125)  
8  
9 bus.blue = 45
```

Note: Allocated structs are immutable!
We can't write to them or change the contents!

Nesting Structs

```
1 @struct class RGB(  
2     red:  Int,  
3     green: Int,  
4     blue: Int  
5 )  
6  
7 @struct class RGBA(  
8     rgb:  RGB,  
9     alpha: Int  
10 )  
11  
12  
13  
14  
15  
16  
17  
18
```


Registers of Custom Types

```
1 @struct class MyStruct(  
2     red:  Int,  
3     green: Int,  
4     blue: Int  
5 )  
6  
7 val in  = ArgIn[MyStruct]  
8  
9 in.red
```

Creates an ArgIn register which holds a value of type MyStruct

Note: Registers can hold structs as long as the fields are primitive values (FixPt, FltPt, Boolean) or other primitive-based structs

Bit Casting



```
1 type UInt12 = FixPt[FALSE, _12, _0]
```

```
2 type Q6      = FixPt[FALSE, _6, _6]
```


```
3  
4 val data = random[Q6]
```

Generates a random 12-bit number, interpreted as a fixed point value with 6 integer and 6 fraction bits

```
5  
6 val number = data.as[UInt12]
```

Creates a view of these bits directly as an unsigned 12 bit integer

Bit Casting



```
1 val data = random[Q6]
2
3 type UInt3 = FixPt[FALSE, _3, _0]
4 @struct class MyStruct(
5     w0: UInt3,
6     w1: UInt3,
7     w2: UInt3,
8     w3: UInt3
9 )
10
11 val instance = vector.as[MyStruct]
```

Bit-composed struct type


Creates a view of these bits
directly as an instance of MyStruct

All Bit Primitives Are Bit Vectors

```
1 type UInt32 = FixPt[FALSE, _16, _0]
2 type UInt16 = FixPt[FALSE, _16, _0]
3 @struct class Split16(msByte: UInt16, lsByte: UInt16)
4
5 val a = 10.to[UInt32]
6
7 val bit3 = a(3)      4th least significant bit of a
8
9 val lsByte = a(17::2).as[UInt16]  bit slice of a
10
11 val bits = a.as32b    vector view of all bits in a
12
13 val split = a.as[Split16]  Split16 view of a
14
15 val a_again = split.as[UInt32]
```

OFF-CHIP MEMORIES

Basic Machine Model



DRAM

```
1 val data = DRAM[Int](192, 192)
```


```
2  
3 Accel {
```

```
4   ...
```

```
5 }  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18
```

Declares a 192 x 192 (2D)
block of memory in the
Accel DRAM
with words of type **Int**

1 to 5 dimensions are
currently supported



DRAM



```
1 val data = DRAM[Int](192, 192)
```

```
3 Acce1 {
```

```
4 ...
```

```
5 }
```


Must be used **outside**
of the *Acce1* scope



Driver: Transfer from CPU to Accelerator

```
1 val N = ArgIn[Int]
2 setArg(N, args(0).to[Int])
3 val data = DRAM[Int](N)
4
5 val armData: Array[Int] = ... //Info soon!
6
7 setMem(data, array)
8
9 Accl {
10   ...
11 }
```


Copies data from CPU DRAM
to Accel DRAM



DRAM: Transfer from Accelerator to CPU

```
1 val N = ArgIn[Int]
2 setArg(N, args(0).to[Int])
3 val data = DRAM[Int](N)
4
5 val armData: Array[Int] = ... //Info soon!
6
7 setMem(data, array)
8
9 Acce1 {
10   ...
11 }
12
13 val outputData = getMem(data)
```

Copies data from Accel DRAM
to CPU DRAM




ON-CHIP MEMORIES

Reg

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val reg = Reg[Int]
6
7
8 }
```

Creates a **Reg** which
holds a value of type **Int**





Reg Reset Value

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val reg = Reg[Int](0)
6
7 }
8
```

Sets the reset value of
this register to be 0


Note: Reset values are
currently restricted to constants



Reg Writing

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val reg = Reg[Int](0)
6   reg := in
7
8 }
```

Creates a write to
input of this register




Reg Reading

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val reg = Reg[Int](0)
6   reg := in
7   out := reg.value
8 }
```

Creates wires connected to the output of this register

Note: Register reads are normally implicit, but can be written explicitly






SRAM

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val sram = SRAM[Int](32, 32)
6
7
8 }
```

Creates an Accelerator **SRAM**
(aka buffer, BRAM) of size 32
x 32
with values of type **Int**



1 to 5 dimensions are
currently supported



SRAM

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val sram = SRAM[Int](in.value, in.value)
6   val sram = SRAM[Int](32, 32)
7
8
9 }
```


SRAM dimensions **must** be
statically known constants



SRAM Writes

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val sram = SRAM[Int](32, 32)
6   sram(0, 0) = in.value
7 }
8
```


Creates an SRAM write port with data *in.value*, address 0 which is enabled by *Accel*



SRAM Reads

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val sram = SRAM[Int](32, 32)
6   sram(0, 0) = in.value
7   out := sram(0,0)
8 }
```


Creates an SRAM read
port with address 0
which is enabled by *Accel*



SRAM: Interfacing with DRAM?

```
1 val in  = DRAM[Int](32)
2 val out = DRAM[Int](32)
3 ...
4 Accel {
5   val sram = SRAM[Int](16)
6
7   How can we copy data
8   to/from Accel DRAM?
9 }
10
11
12
13
14
15
16
17
18
```

How can we copy data
to/from Accel DRAM?




SRAM: Dense Loading from DRAM

```
1 val in  = DRAM[Int](32)
2 val out = DRAM[Int](32)
3 ...
4 Accel {
5   val sram = SRAM[Int](16)
6   sram load in(0::16)
7
8 }
```

Creates logic which loads data within *in*, address range **0 until 16** (exclusive), to *sram*


Note: The address range can be omitted if SRAM and DRAM are the same size



SRAM: Dense Storing to DRAM

```
1 val in  = DRAM[Int](32)
2 val out = DRAM[Int](32)
3 ...
4 Accel {
5   val sram = SRAM[Int](16)
6   sram load in(0::16)
7   out(0::16) store sram
8 }
```

Creates logic which stores contents of *sram* to *out*'s address range **0 until 16** (exclusive)




SRAM: Gather from DRAM

```
1 val data = DRAM[Int](32)
2 val addr = DRAM[Int](32)
3 val out  = DRAM[Int](32)
4 ...
5 Acce1 {
6   val a = SRAM[Int](16)
7   val b = SRAM[Int](16)
8   a load addr(0::16) // Addresses
9 }
10 }
```

Equivalent C:


```
for (i=0; i<16; i++) {
    b[i] = data[a[i]]
}
```



SRAM: Gather from DRAM

```
1 val data = DRAM[Int](32)
2 val addr = DRAM[Int](32)
3 val out = DRAM[Int](32)
4 ...
5 Acce1 {
6   val a = SRAM[Int](16)
7   val b = SRAM[Int](16)
8   a load addr(0::16) // Addresses
9   b gather data(a)
10 }
```

Creates logic which
gathers elements in *data*
at addresses in *a* into *b*




```
for (i=0; i<16; i++) {
  b[i] = data[a[i]]
}
```

SRAM: Gather from DRAM

```
1 val data = DRAM[Int](32)
2 val addr = DRAM[Int](32)
3 val out = DRAM[Int](32)
4 ...
5 Acce1 {
6   val a = SRAM[Int](16)
7   val b = SRAM[Int](16)
8   a load addr(0::16) // Addresses
9   b gather data(a, 10)
10 }
```

Uses the first 10 elements in a only




```
for (i=0; i<10; i++) {
  b[i] = data[a[i]]
}
```

SRAM: Scatter to DRAM

```
1 val data = DRAM[Int](32)
2 val addr = DRAM[Int](32)
3 val out  = DRAM[Int](32)
4 ...
5 Accel {
6   val a = SRAM[Int](16)
7   val b = SRAM[Int](16)
8   a load addr(0::16) // Addresses
9 }
10 }
```

Equivalent C:


```
for (i=0; i<16; i++) {
    out[a[i]] = b[i]
}
```



SRAM: Scatter to DRAM

```
1 val data = DRAM[Int](32)
2 val addr = DRAM[Int](32)
3 val out = DRAM[Int](32)
4 ...
5 Accel {
6   val a = SRAM[Int](16)
7   val b = SRAM[Int](16)
8   a load addr(0::16) // Addresses
9   out(a) scatter b
10 }
```


Creates logic which
scatters elements in *b*
into *out* at addresses in *a*



```
for (i=0; i<16; i++) {  
  out[a[i]] = b[i]  
}
```


SRAM: Scatter to DRAM

```
1 val data = DRAM[Int](32)
2 val addr = DRAM[Int](32)
3 val out = DRAM[Int](32)
4 ...
5 Acce1 {
6   val a = SRAM[Int](16)
7   val b = SRAM[Int](16)
8   a load addr(0::16) // Addresses
9   out(a, 10) scatter b
10 }
```





```
for (i=0; i<10; i++) {
  out[a[i]] = b[i]
}
```

FIFO

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val fifo = FIFO[Int](16)
6
7 }
8
```

FIFO with depth 16

Note: Depth must
be statically known




FIFO: Enqueueing / Dequeueing

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val fifo = FIFO[Int](16)
6   a.enq(scalarIn)
7   scalarOut := a.deq()
8 }
```

FIFO enqueue port


FIFO dequeue port



FIFO: Enabled Enqueuing/Dequeuing

```
1 val in  = ArgIn[Int]
2 val en  = ArgIn[Bool]
3 val out = ArgOut[Int]
4 ...
5 Accel {
6   val fifo = FIFO[Int](16)
7   a.enq(scalarIn, en)
8   scalarOut := a.deq(en)
9 }
```

Can also set data-dependent enables for enqueue/dequeue
e.g. for data filtering




FIFO: Transfers to/from DRAM

```
1 val data = DRAM[Int](32)
2 val out  = DRAM[Int](32)
3 ...
4 Accel {
5   val fifo = FIFO[Int](32)
6   fifo load data
7   out store fifo
8 }
```

Load from DRAM

Store to DRAM





LineBuffer

```
1 val scalarIn  = ArgIn[Int]
2 val scalarOut = ArgOut[Int]
3 ...
4 Accel {
5   val buffer = LineBuffer[Int](3, 1024)
6
7 }
8
```

LineBuffer with 3 rows,
each with 1024 columns

Note: Only 2-dimensional
buffers currently supported.
Dimensions must be
statically known



accel
ctrl_logic


LineBuffer: Enqueueing / Reading

```
1 val in  = ArgIn[Int]
2 val out = ArgOut[Int]
3 ...
4 Accel {
5   val buffer = Li
6   buffer.enq(in)
7   out := buffer(0, 0)
8 }
```

Enqueue to **current row**

Addressed linebuffer read

Note: LineBuffer contains internal logic to increment **current row** when *#columns* elements have been stored




LineBuffer: Loading from DRAM

```
1 val data = DRAM[Int](100,1024)
2 val out  = DRAM[Int](32)
3 ...
4 Accel {
5   val buffer = LineBuffer[Int](3,1024)
6   buffer load data(0, 0::1024)
7 }
8
```

Load *data* row 0,
columns 0 until 1024 to
current row of buffer

Note: Storing to **DRAM**
from **LineBuffer** is
currently unsupported



A Note About Ports

- Spatial compiler makes best effort to minimize amount of resources needed to implement logical memories
- However, writing and reading from the same memory many times can be expensive!
- Be aware of how many times you read/write a given memory, and try to minimize the number of concurrent reads

CONTROLLERS

Accel

```
1 Accel {
```

```
2   ...
```


```
3 }  
4 }  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18
```

Receives **start** from CPU
Executes stages sequentially
Sends **done** to CPU

A **stage** is either:

- one primitive operation
- one controller

Note: May not be nested
in any other controller




Sequential

```
1 Accel {  
2   ...  
3   Sequential {  
4     ...  
5     

Executes stages sequentially

  
6   }  
7   ...  
8 }
```



Parallel

```
1 Accel {
```

```
2   ...
```

```
3   Parallel {
```

```
4     ...
```


Executes stages in parallel
Completes when all stages finish

```
5   }
```

```
6   ...
```


```
7 }
```

Note: Spatial will soon infer control structures for parallel execution automatically
But for now, use **Parallel** when you want to guarantee parallel execution



Parallel: Example

```
1 val dataA = DRAM[Int](1024)
2 val dataB = DRAM[Int](1024)
3
4 Accel {
5   val a = SRAM[Int](16)
6   val b = SRAM[Int](16)
7   Parallel {
8     a load dataA(0::16)
9     b load dataB(0::16)
10  }
11  ...
12 }
```




Foreach

```
1 val D = ArgIn[Int]
2 Accel {
3   Foreach(0 until D) {i =>
4     ...
5   }
6 }
7 ...
8 }
9
10
11
12
13
14
15
16
17
18
```

Loop iterator

Executes each stage in a pipelined fashion, repeating for D iterations

Spatial handles memory buffering and stall signals!




Foreach: Parallelization

```
1 val D = ArgIn[Int]
2 Accel {
3   Foreach(0 until D par 2) {i =>
4     ...
5   }
6   ...
7 }
8 }
```

Parallelizes the pipeline by duplicating the body


Spatial also handles memory banking for you!



Foreach: Example

```
1 val data = DRAM[Int](32)
2 Accel {
3   val input  = SRAM[Int](32)
4   val output = SRAM[Int](32)
5   input load data
6   Foreach(0 until 32 par 16) {i =>
7     output(i) = input(i) * 2
8   }
9   data store output
10 }
```


Multiply every element by 2, store back to DRAM



Foreach: Illegal Parallelization Cases

```
1 val D = ArgIn[Int]
2 Accel {
3   val reg = Reg[Int](0)
4   Foreach(0 until D par 2) {i =>
5     reg := reg + 1
6   }
7   ...
8 }
```

It's **unsafe** to parallelize pipelines with loop-carry dependencies!



Reduce

Zero value OR accumulator

Loop iterator


```
Reduce(acc)(0 until D){i =>
```

Value function (aka map)

```
}{(a,b) => reduce(a,b) }
```

Executes each stage in a pipelined fashion, repeating for N iterations.

Reduces the result of the value function into an accumulator




Reduce: Parallelization

```
1 val D = ArgIn[Int]
2 Accel {
3   ...
4   Reduce(acc)(0 until D par 2){i =>
5     valueFunction(i)
6   }{(a,b) => reduce(a,b) }
7   ...
8 }
```

Parallelize!

Value function is
parallelized like Foreach
Reduction is parallelized
using a tree




Reduce: Example


```
1 val D = ArgIn[Int]
2 val out = ArgOut[Int]
3 Accel {
4   val acc = Reg[Int](0)
5   Reduce(acc)(0 until D par 16){i =>
6     i
7   }{(a,b) => a + b }
8   out := acc
9 }
```

Sum the values 0 until D,
adding 16 values in parallel


accum contains the sum
after the controller ends




Accumulation




Reduce (Visualization)



MemReduce



MemReduce



MemReduce


```
1 val D = ArgIn[Int]
2 Accel {
3   val accum = SRAM[Int](B)
4   MemReduce(accum)(0 until D){i =>
5     val values = SRAM[Int](B)
6     Value function (aka map)
7     values
8     }{(a,b) => reduce(a,b) }
```

Loop iterator

Value function (aka map)

reduce(a,b)

Executes each stage in a pipelined fashion, repeating for N iterations.
Value function populates an **SRAM**
Reduce says how to combine an element from *value* into *accum*




MemReduce: Parallelization

Parallelize!

Parallelize!

```
1 val D = Arg
2 Accel {
3   val accum = SRAM[Int](B)
4   MemReduce(accum par 2)(0 until D par 2){i =>
5     val values = SRAM[Int](B)
6     valueFunction(values, i)
7     values
8   }{(a,b) => reduce(a,b) }
9   ...
10 }
```

Can parallelize production of values
AND reduction of values




MemReduce: Example

```
1 val data = DRAM[Int](D)
2 val out  = DRAM[Int](16)
3 Accel {
4   val accum = SRAM[Int](16)
5   MemReduce(accum par 2)(D by 16 par 2){i =>
6     val values = SRAM[Int](16)
7     values load data(i::i+16)
8     values
9   }{(a,b) => a + b }
10
11   out store accum
12 }
```

0 until D, strided by 16


Chunks up *data* into 16 element blocks and combines the blocks using element-wise addition



FSM (State Machine)

```
1 Acce1 {  
2   ...  
3   FSM(init){state => notDone(state) }{state =>  
4     action(state)  
5   }{state => nextState(state) }  
6   ...  
7 }  
8  
9
```

Can also give an explicit initial state
(Otherwise initial state is zero)




Controller Tags

```
1 Accel {  
2   ...  
3   Sequential.Foreach(0 until D){i =>  
4     ...  
5   }  
6  
7   Sequential.Reduce(0)(0 until D){i =>  
8     ...  
9   }
```

Sequential can be added as a tag on looping controllers to change execution of stages from pipelined to purely sequential

Sequential Execution

Communication across stages is in terms of **blocks** of elements




■ Sequential

- Parent enables Stage 0 when enabled, as long as counter $< D$
- Stage K is enabled when Stage $K-1$ completes ($K > 0$)

Pipelined Execution

Communication across stages is in terms of **blocks** of elements



■ Pipelined

- Parent enables Stage 0 TWICE when enabled, as long as counter $< D$
- Stage K is enabled when Stage $K-1$ completes ($K > 0$)