

CS 217 Lecture 5


Introduction to Spatial

Fall 2018


Considerations for Designing ML HW

- Pipelining
 - For better performance, keep as much of the HW as busy as possible at once
- Custom memory hierarchy
 - Lots of room to specialize memory hierarchy for specific access patterns
 - But custom memory hierarchy requires custom partitioning, allocation, etc.
- Finite physical compute and memory resources
 - Modern deep ML models require significant amount of compute and memory
- Huge parameter design spaces
 - Different machine learning applications have application-specific bottlenecks
 - The bottlenecks could be removed by choosing the right set of design parameters

Language Taxonomy




Language Taxonomy



Language Requirements

- I. Performant: generates efficient hardware
- 2. Productive: High-level language for "power" users
- 3. Portable: Target-generic source



Language Comparisons

Hardware Description Languages (HDLs) e.g. Verilog, VHDL, Chisel, Bluespec

Performance

Arbitrary RTL

Portability

X Significant target-specific code

Language Comparisons



High Level Synthesis Tools (HLS)

e.g. SDAccel, OpenCL

Performance

- X No memory hierarchy
- X No arbitrary pipelining
- X No arbitrary RTL


Portability

√ Single vendor

Productivity

- √ Nested loops
- X Difficult to tune
- X Banking, unrolling require pragmas

Language Comparisons



Introducing Spatial

- Programming language to simplify accelerator design
 - Simple APIs to manage Host <-> Accelerator communication
 - Built-in constructs to express parallel datapaths, on-chip memories etc.
 - Automatic functional and cycle-accurate simulation
- Focus on "interesting stuff" aka accelerator datapath and control design

Things Spatial (the Language) Has

- ✓ Nest-able control structures (like software)
- Arbitrary pipelining of loops
- ✓ Memory hierarchy (SRAM vs. DRAM)
- ✓ Specialized memory types (e.g. FIFO, RegFile)
- ✓ Streaming abstractions (StreamIn, StreamOut)
- ✓ High level host/Accelerator interfaces

Things Spatial's Compiler Does

- Retiming (register insertion)
- Control scheduling
 - Scheduling of inner loops (using dependencies) is done
 - Scheduling of outer loops (also dependencies) soon!
- ✓ Multi-ported memory and buffer inference
 - Infers multiple ports for multiple concurrent accesses
 - Infers buffer depth for accesses across pipeline stages
- ✓ Some miscellaneous hardware optimizations
- ✓Automated design tuning (updating soon)

Things Spatial's Compiler Doesn't (Yet)

- X Automatic loop/data tiling
 - Splitting loops up
 - Inference of DRAM/SRAM + transfers
- X Automatic work allocation
 - Breaking computation up into host/Accel regions
- X Loop fusion
 - Merging of loops which have element-wise dependencies
 - Elimination of memories between such loops

SPATIAL (AND SCALA) BASICS

Hello Spatial!

```
1 import spatial.dsl.
 3 @spatial
4 object HelloSpatial extends SpatialApp {
 6
     def main(args: Array[String]): Unit = {
       val input = args(0).to[Int]
      val in = ArgIn[Int]
      val out = ArgOut[Int]
10
11
       setArg(in, input)
12
      Accel {
13
        out := in + 4
14
15
       println("Output: " + getArg(out))
16
17
18
```

Spatial is an Embedded DSL in Scala

```
1 import spatial.dsl.
 3 @spatial
 4 object HelloSpatial extends SpatialApp {
                                   An embedded DSL
    def main(args: Array[String]):
      val input = args(0).to[Int]
                                   can be thought of as an
      val in = ArgIn[Int]
                                   automatically optimized
      val out = ArgOut[Int]
10
                                   Scala library.
11
      setArg(in, input)
12
      Accel {
        out := in + 4
13
14
15
      println("Output: " + getArg(out))
16
17
18
```

Scala Basics

```
1 import spatial.dsl.
 3 @spatial
 4 object HelloSpatial extends SpatialApp {
     def main(args: Array[String]): Unit = {
      val input = args(0).to[Int]
                                        Semicolons are optional
      val in = ArgIn[Int]
      val out = ArgOut[Int]
10
11
      setArg(in, input)
12
      Accel {
13
        out := in + 4
14
15
      println("Output: " + getArg(out))
16
17
18
                                                                16
```

Import Statements

```
1 import spatial.dsl.
  Same in every Spatial program
   (Similar idea to #include in C,
  Identical to import in Java, Python)
```

Application Object Declaration

```
@spatial
4 object HelloSpatial extends SpatialApp {
Spatial applications are always objects
```

Application Object Declaration

```
@spatial
4 object HelloSpatial extends SpatialApp {
                            All Spatial applications inherit
Name of application
                             from ("extends") SpatialApp
                                                          19
```

Spatial's Entry Function: "main()"

```
6
                            Spatial's entry function
   def main(args: Array[
     val input = args(0).to Inc.
```

Spatial's Entry Function: "main()"

```
def main(args: Array[String]): Unit = {
Starts a function
                         Function return type
declaration
                          (Unit: same as void)
```

Val Definitions

```
Declares an immutable value named
"input" (value can't be modified later)
    val input = args(0).to[Int]
```

Val Definitions

```
Value types are optional in Scala.
    val input: Int = args(0).to[Int]
```

Val Definitions

```
Scala is statically typed (like C, Java)
Without the ": Int", the type of this
value is inferred by the compiler.
    val input = args(0).to[Int]
```

Method Calls

```
1 import spatial.dsl._
2
```

Round brackets () for value parameters
Square brackets [] are for type parameters

```
val input = args(0).to[Int]
```

Spatial Command-Line Arguments

```
Spatial app's command-line arguments
9
      val input = args(0).to[Int]
        Conversion from String to Int
```


Host

```
nt main(int argc, char **argv)
int in = atoi(argv[1]);

printf("Output: %d\n", out);
return 0;
26
```


Input Arguments (ArgIn)

```
Creates a new register to capture
   a scalar argument from the CPU
10
      val in = ArgIn[Int]
```




Output Arguments (ArgOut)

```
Creates a new scalar argument to
   the CPU from the Accelerator
11
      val out = ArgOut[Int]
```




Scalar Transfers (CPU → Accelerator)

```
8
      val input = args(0).to[Int]
9
      val in = ArgIn[Int]
      setArg(in, input)
11
    Tells the host CPU to write input
    to scalar argument in on the
    Accelerator
```




Accel Block

```
Defines an Accelerator computation
 scope. Everything in here goes on
the Accelerator
12
      Accel {
```




Acceleratable Code

```
The types of operations done in
   this scope are limited to
   acceleratable (synthesizable)
   Spatial
      Accel 4
13
```




Accel Block

```
Accel handles control signals for you.
  It implicitly creates:
 - a start signal (CPU → Accelerator)
 - a done signal (Accelerator → CPU)
12
      Accel {
```




Implicit Register Reads

```
Implicitly creates a wire from the
     output of register (ArgIn) in
13
        out := in + 4
```




Implicit Register Reads

```
:= connects the value in + 4
     to the input of the register out
13
        out := in + 4
```




Accel Block Scheduling

```
Accel guarantees that
    Accelerator execution completes
    after all operations in this block
     complete
12
      Accel {
13
        out := in + 4
14
```



CPU)


```
Gets the value of the ArgOut out
     from the Accelerator back to the
     CPU
15
                         getArg(out))
```



Printing in Spatial**

```
Prints the output to the terminal
15
      println("Output: " + getArg(out))
```

** Printing in Spatial isn't synthesizable, but it can be used in **host code** and in **debugging** (more later)



Hello Spatial!

```
1 import spatial.dsl.
4 object HelloSpatial extends SpatialApp {
 6
     def main(args: Array[String]): Unit = {
       val input = args(0).to[Int]
      val in = ArgIn[Int]
      val out = ArgOut[Int]
10
11
       setArg(in, input)
12
      Accel {
13
        out := in + 4
14
15
       println("Output: " + getArg(out))
16
17
18
```

SIMPLE TYPES

Custom Types in Spatial

- Now what if we want an ArgIn value that isn't an Int?
- Other options:
 - Custom fixed point types
 - Custom floating point types
 - Structs
 - Vectors

Custom Types

```
3 val input = args(0).to[Int]
4 val in = ArgIn[Int]
6 setArg(in, input)
```

Custom Fixed Point Types

```
1 type Q8_8 = FixPt[FALSE,_8,_8]
                                       N = # of fraction bits
                                      (N from 0 to 128)
 TRUE = Signed
                           _N = # of integer bits
 FALSE = Unsigned
                           (N from 1 to 128)
    0b00000000.00000000
      Integer bits Fraction bits
                                                        42
```

Custom Fixed Point Examples

```
1 type Q8_8 = FixPt[FALSE,_8,_8]
3 type UInt8 = FixPt[FALSE, 8, 0]
5 type LongLong = FixPt[TRUE, 128, 0]
    0b00000000.00000000
      Integer bits Fraction bits
```

Custom Fixed Point Types

```
1 type UInt8 = FixPt[FALSE,_8,_0]
3 val input = args(0).to[UInt8]
4 val in = ArgIn[UInt8]
6 setArg(in, input)
```

Custom Floating Point Types

```
1 type Float = FltPt[_23,_11]
                                     _N = # of exponent bits
_N = # of significand bits + 1
                                     (N from 0 to 128)
(N from 1 to 128)
Includes sign bit!
        00000000 x 2^00000000
       Significand bits Exponent bits
   Sign bit
                                                            45
```

Custom Floating Point Types

```
1 type Half = FltPt[_11,_5]
3 val input = args(0).to[Half]
4 val in = ArgIn[Half]
6 setArg(in, input)
```


Predefined Type Aliases

```
1 type Char = FixPt[TRUE,_8,_0]
2 type Short = FixPt[TRUE, 16, 0]
3 type Int = FixPt[TRUE, 32, 0]
4 type Long = FixPt[TRUE, 64, 0]
6 type Half = FltPt[_11,_5] // 754 Half
7 type Float = FltPt[_24,_8] // 754 Single
8 type Double = FltPt[ 53, 11] // 754 Double
```


Note About Booleans

```
3 val input = args(0).to[Boolean]
 val in = ArgIn[Boolean]
6 setArg(in, input)
   Note: For API purposes,
   Boolean is NOT the same as
   single bit fixed point number
   Uses "false" and "true"
   rather than 0 and 1
```


```
1 @struct class MyStruct(
   red:
          Int,
   green: Int,
                   Declares a new Struct type
   blue:
          Int
                   with the given list of fields
```



```
val bus = MyStruct(147, 192, 125)
8
                 Allocates an instance of the struct.
                 Note: NO new keyword used
10
   In hardware, a struct instance is just
   a concatenation of wires
```



```
val red = bus.red
                     Creates a reference to the struct
val blue = bus.blue
                    field (equivalent to a bit slice)
```



```
7 val bus = MyStruct(147, 192, 125)
  <del>bus.blue = 45</del>
                  Note: Allocated structs are
10
                  immutable!
                  We can't write to them or
                  change the contents!
```


Nesting Structs

```
1 @struct class RGB(
    red: Int,
    green: Int,
    blue: Int
 7 @struct class RGBA(
    rgb: RGB,
    alpha: Int
10)
```

Registers of Custom Types

```
1 @struct class MyStruct(
   red:
          Int,
   green: Int,
   blue: Int
7 val in = ArgIn[MyStruct]
             Creates an ArgIn register which
9 in.red
             holds a value of type MyStruct
   Note: Registers can hold structs as
   long as the fields are primitive
   values (FixPt, FltPt, Boolean) or
   other primitive-based structs
```

Bit Casting



```
1 type UInt12 = FixPt[FALSE,_12,_0]
2 type Q6
              = FixPt[FALSE, 6, 6]
                         Generates a random 12-bit number, interpreted as
 val data = random[Q6]
                         a fixed point value with 6 integer and 6 fraction bits
 val number = data.as[UInt12]
   Creates a view of these bits directly
   as an unsigned 12 bit integer
```

Bit Casting


```
1 val data = random[Q6]
 3 type UInt3 = FixPt[FALSE, 3, 0]
  @struct class MyStruct(.
                                Bit-composed struct type
    w0: UInt3,
    w1: UInt3,
    w2: UInt3,
    w3: UInt3
 9
10
11 | val instance = vector.as[MyStruct]
        Creates a view of these bits
        directly as an instance of MyStruct
```

All Bit Primitives Are Bit Vectors


```
1 type UInt32 = FixPt[FALSE, 16, 0]
 2 type UInt16 = FixPt[FALSE, 16, 0]
 3 @struct class Split16(msByte: UInt16, lsByte: UInt16)
 5 val a = 10.to[UInt32]
                       4<sup>th</sup> least significant bit of a
 7 \text{ val bit } 3 = a(3)
 8
                                         bit slice of a
 9 val lsByte = a(17::2).as[UInt16]
10
                        vector view of all bits in a
11 val bits = a.as32b
12
                                  Split16 view of a
13 val split = a.as[Split16]
14
15 val a again = split.as[UInt32]
```


OFF-CHIP MEMORIES

Basic Machine Model





DRAM






DRAM






Accelerator

```
1 val N = ArgIn[Int]
 2 setArg(N, args(0).to[Int])
  val data = DRAM[Int](N)
  val armData: Array[Int] = ... //Info soon!
 6
  setMem(data, array)
8
  Accel
10
          Copies data from CPU DRAM
11
          to Accel DRAM
```



DRAM: Transfer from Accelerator to CPU

```
1 | val N = ArgIn[Int]
 2 | setArg(N, args(0).to[Int])
  val data = DRAM[Int](N)
  val armData: Array[Int] = ... //Info soon!
 6
8
  |Accel {
10
11
12
13 val outputData = getMem(data)
        Copies data from Accel DRAM
        to CPU DRAM
```



ON-CHIP MEMORIES

Reg

```
1 val in = ArgIn[Int]
2 val out = ArgOut[Int]
 Accel {
    val reg = Reg[Int]
6
7
8
      Creates a Reg which
      holds a value of type Int
```







Reg Reset Value

```
1 | val in = ArgIn[Int]
 val out = ArgOut[Int]
 Accel {
   val reg = Reg[Int](0)
6
8
              Sets the reset value of
              this register to be 0
    Note: Reset values are
    currently restricted to constants
```








Reg Writing


```
1 val in = ArgIn[Int]
 val out = ArgOut[Int]
 Accel {
   val reg = Reg[Int](0)
   reg := in
6
7
8
   Creates a write to
   input of this register
```





Reg Reading

```
1 | val in = ArgIn[Int]
 val out = ArgOut[Int]
 Accel {
   val reg = Reg[Int](0)
   reg := in
6
   out := reg.value
8
      Creates wires connected to
      the output of this register
    Note: Register reads are normally
   implicit, but can be written explicitly
```



SRAM

```
1 | val in = ArgIn[Int]
 val out = ArgOut[Int]
 Accel {
   val sram = SRAM[Int](32, 32)
6
8
    Creates an Accelerator SRAM
    (aka buffer, BRAM) of size 32
   x 32
    with values of type Int
    1 to 5 dimensions are
    currently supported
```





sram

rd data



SRAM

```
1 | val in = ArgIn[Int]
 val out = ArgOut[Int]
 Accel {
   val sram = SRAM[Int](in.value, in.value)
   val sram = SRAM[Int](32, 32)
6
8
9
    SRAM dimensions must be
   statically known constants
```







wr addr wr data rd data wr en rd addr rd en




SRAM Writes

```
1 | val in = ArgIn[Int]
 val out = ArgOut[Int]
                                                    0
                                                                sram
 Accel {
   val sram = SRAM[Int](32, 32)
                                                   in
                                                              wr addr
                                                                                 out
   sram(0, 0) = in.value
6
                                                              wr_data
                                                                    rd data
                                                              wr en
8
                                                              rd addr
                                                              rd en
    Creates an SRAM write port
    with data in.value, address 0
    which is enabled by Accel
                                                 accel
                                                  ctrl logic
                                                                                    71
```


SRAM Reads

```
1 | val in = ArgIn[Int]
 val out = ArgOut[Int]
 Accel {
   val sram = SRAM[Int](32, 32)
   sram(0, 0) = in.value
   out := sram(0,0)
8
   Creates an SRAM read
    port with address 0
   which is enabled by Accel
```



SRAM: Interfacing with DRAM?

```
1 \text{ val in} = DRAM[Int](32)
 val out = DRAM[Int](32)
 Accel {
   val sram = SRAM[Int](16)
6
      How can we copy data
8
      to/from Accel DRAM?
```



SRAM: Dense Loading from DRAM


```
1 \text{ val in} = DRAM[Int](32)
 val out = DRAM[Int](32)
 Accel {
   val sram = SRAM[Int](16)
   sram load in(0::16)
8
   Creates logic which loads
   data within in, address range
   0 until 16 (exclusive), to sram
```

Accelerator sram load load out

Note: The address range can be omitted if SRAM and DRAM are the same size


SRAM: Dense Storing to DRAM

```
1 \text{ | val in } = DRAM[Int](32)
 val out = DRAM[Int](32)
 Accel {
   val sram = SRAM[Int](16)
   sram load in(0::16)
    out(0::16) store sram
8
   Creates logic which stores
   contents of sram to out's address
   range 0 until 16 (exclusive)
```




SRAM: Gather from DRAM

```
1 val data = DRAM[Int](32)
 2 val addr = DRAM[Int](32)
  val out = DRAM[Int](32)
 5 Accel {
    val a = SRAM[Int](16)
   val b = SRAM[Int](16)
8
    a load addr(0::16) // Addresses
9
10 }
        Equivalent C:
       for (i=0; i<16; i++) {
          b[i] = data[a[i]]
```




SRAM: Gather from DRAM

```
1 val data = DRAM[Int](32)
  val addr = DRAM[Int](32)
  val out = DRAM[Int](32)
  Accel {
    val a = SRAM[Int](16)
   val b = SRAM[Int](16)
    a load addr(0::16) // Addresses
    b gather data(a)
10 | }
    Creates logic which
    gathers elements in data
    at addresses in a into b
```




SRAM: Gather from DRAM

```
1 val data = DRAM[Int](32)
  val addr = DRAM[Int](32)
  val out = DRAM[Int](32)
  Accel {
    val a = SRAM[Int](16)
    val b = SRAM[Int](16)
    a load addr(0::16) // Addresses
    b gather data(a, 10)
10 | }
    Uses the first 10
    elements in a only
```




SRAM: Scatter to DRAM

```
1 val data = DRAM[Int](32)
 2 val addr = DRAM[Int](32)
  val out = DRAM[Int](32)
 4
 5 Accel {
 6
    val a = SRAM[Int](16)
   val b = SRAM[Int](16)
8
    a load addr(0::16) // Addresses
9
10 }
        Equivalent C:
        for (i=0; i<16; i++) {
          out[a[i]] = b[i]
```



SRAM: Scatter to DRAM

```
1 val data = DRAM[Int](32)
2 val addr = DRAM[Int](32)
  val out = DRAM[Int](32)
5 Accel {
    val a = SRAM[Int](16)
   val b = SRAM[Int](16)
   a load addr(0::16) // Addresses
    out(a) scatter b
10 | }
    Creates logic which
     scatters elements in b
    into out at addresses in a
```



SRAM: Scatter to DRAM

```
1 val data = DRAM[Int](32)
 2 val addr = DRAM[Int](32)
  val out = DRAM[Int](32)
 5 Accel {
    val a = SRAM[Int](16)
    val b = SRAM[Int](16)
 8
    a load addr(0::16) // Addresses
     out(a, 10) scatter b
10 | }
```

```
Accelerator
         scatter
 addr
         data
                out
for (i=0; i<10; i++) {
  out[a[i]] = b[i]
                              81
```

FIFO

```
1 | val in = ArgIn[Int]
  val out = ArgOut[Int]
 Accel {
    val fifo = FIFO[Int](16)
                                                                   fifo
                                                   in
6
7
8 }
                                                              enq_data
                                                                       deq_data
                                                             enq_en
                FIFO with depth 16
                                                             deq_en
                    Note: Depth must
                    be statically known
                                                  acce
                                                    ctrl_logic
```

FIFO: Enqueueing / Dequeueing

```
1 | val in = ArgIn[Int]
 val out = ArgOut[Int]
 Accel {
    val fifo = FIFO[Int]
                                                                  fifo
                        FIFO enqueue port
   a.eng(scalarIn)
6
                                                                                  out
   scalarOut := a.deq() FIFO dequeue port
                                                             eng data
                                                                      deq data
                                                             enq_en
8 }
                                                             deq_en
                                                acce
                                                  ctrl logic
                                                                                   83
```

FIFO: Enabled Enqueuing/Dequeueing


out

84

```
1 | val in = ArgIn[Int]
2 val en = ArgIn[Bool]
 val out = ArgOut[Int]
 Accel {
                                                 in
   val fifo = FIFO[Int](16)
                                                            enq data
   a.enq(scalarIn, en)
                                                                     deq_data
                                                            eng en
8
   scalarOut := a.deg(en)
                                                            deg en
9
      Can also set data-dependent
      enables for enqueue/dequeue
      e.g. for data filtering
```

FIFO: Transfers to/from DRAM


```
1 val data = DRAM[Int](32)
 val out = DRAM[Int](32)
 Accel {
   val fifo = FIFO[In±1(32)
                     Load from DRAM
   fifo load data
   out store fifo
                     Store to DRAM
8 }
```




LineBuffer

```
1 | val scalarIn = ArgIn[Int]
 val scalarOut = ArgOut[Int]
 Accel {
   val buffer = LineBuffer[Int](3, 1024)
6
8 }
              LineBuffer with 3 rows,
             each with 1024 columns
    Note: Only 2-dimensional
    buffers currently supported.
    Dimensions must be
    statically known
```











LineBuffer: Enqueueing / Reading



LineBuffer: Loading from DRAM

```
1 | val data = DRAM[Int](100,1024)
 val out = DRAM[Int](32)
 Accel {
   val buffer = LineBuffer[Int](3,1024)
   buffer load data(0, 0::1024)
6
8 }
    Load data row 0,
    columns 0 until 1024 to
    current row of buffer
       Note: Storing to DRAM
       from LineBuffer is
       currently unsupported
```




A Note About Ports

- Spatial compiler makes best effort to minimize amount of resources needed to implement logical memories
- However, writing and reading from the same memory many times can be expensive!
- Be aware of how many times you read/write a given memory, and try to minimize the number of concurrent reads

CONTROLLERS


Accel

1 Accel { Receives start from CPU Executes stages sequentially Sends done to CPU A **stage** is either: - one primitive operation - one controller Note: May not be nested in any other controller




Sequential

```
Accel {
   Sequential {
4
5
       Executes stages sequentially
6
```




Parallel

```
Accel {
   Parallel {
      Executes stages in parallel
6
      Completes when all stages finish
          Note: Spatial will soon infer
          control structures for parallel
          execution automatically
          But for now, use Parallel
          when you want to guarantee
          parallel execution
```




Parallel: Example

```
val dataA = DRAM[Int](1024)
 val dataB = DRAM[Int](1024)
3
 Accel {
   val a = SRAM[Int](16)
   val b = SRAM[Int](16)
   Parallel {
     a load dataA(0::16)
     b load dataB(0::16)
```




Foreach

```
val D = ArgIn[Int]
                             Loop iterator
 Accel {
   Foreach(0 until D) {i =>
5
6
        Executes each stage in a
        pipelined fashion, repeating
        for D iterations
        Spatial handles memory
       buffering and stall signals!
```




Foreach: Parallelization

```
val D = ArgIn[Int]
 Accel {
   Foreach(0 until D par 2) {i =>
6
       Parallelizes the pipeline by
       duplicating the body
        Spatial also handles
        memory banking for you!
```




Foreach: Example

```
1 val data = DRAM[Int](32)
 2 Accel {
    val input = SRAM[Int](32)
    val output = SRAM[Int](32)
    input load data
    Foreach(0 until 32 par 16) {i =>
 6
      output(i) = input(i) * 2
 8
 9
    data store output
10 | }
          Multiply every element by
          2, store back to DRAM
```




Foreach: Illegal Parallelization Cases

```
val D = ArgIn[Int]
Accel {
  val reg = Reg[Int](0)
  Foreach(0 until D par 2) {i =>
    reg := reg + 1
     It's unsafe to parallelize
      pipelines with loop-carry
     dependencies!
```




Reduce

```
Zero value OR
                           Loop iterator
  accumulator
   Reduce(acc)(0 until D){i =>
    Value function (aka map)
6
   }{(a,b) => reduce(a,b)
8
      Executes each stage in a
      pipelined fashion, repeating for
      N iterations.
      Reduces the result of the value
      function into an accumulator
```




Reduce: Parallelization

```
val D = ArgIn[Int]
                              Parallelize!
 Accel {
3
   Reduce(acc)(0 until D par 2){i =>
4
     valueFunction(i)
   }{(a,b) => reduce(a,b) }
6
        Value function is
        parallelized like Foreach
        Reduction is parallelized
        using a tree
```




Reduce: Example


```
1 val D = ArgIn[Int]
 val out = ArgOut[Int]
 Accel {
    val acc = Reg[Int](0)
    Reduce(acc)(0 until D par 16){i =>
6
   }{(a,b)} \Rightarrow a + b }
8
    out := acc
9
      Sum the values 0 until D,
      adding 16 values in parallel
      accum contains the sum
      after the controller ends
```




Accumulation




Reduce (Visualization)



MemReduce




MemReduce




MemReduce

```
val D = ArgIn[Int]
                            Loop iterator
 Accel {
   val accum = SRAM[Int](B)
   MemReduce(accum)(0 until D){i =>
    val values = SRAM[Int](B)
6
    Value function (aka map)
8
    values
   }{(a,b) => reduce(a,b)
   Executes each stage in a pipelined
  fashion, repeating for N iterations.
   Value function populates an SRAM
   Reduce says how to combine an
  element from value into accum
```




MemReduce: Parallelization

```
= Arg Parallelize!
                            Parallelize!
Accel {
  val accum = SRAM Int](B)
  MemReduce(accum par 2)(0 until D par 2){i =>
   val values = SRAM[Int](B)
   valueFunction(values, i)
  values
 }{(a,b) => reduce(a,b) }
  Can parallelize production of values
  AND reduction of values
```




MemReduce: Example

```
1 val data = DRAM[Int](D)
  val out = DRAM[Int](16) 0 until D, strided by 16
  Accel {
    val accum = SRAM[Int](16)
    MemReduce(accum par 2)(D by 16 par 2)\{i = \}
     val values = SRAM[Int](16)
     values load data(i::i+16)
 8
     values
    \{(a,b) => a + b \}
10
11
    out store accum
12|}
          Chunks up data into 16 element
          blocks and combines the blocks
          using element-wise addition
```



FSM (State Machine)


```
Accel {
   FSM(init){state => notDone(state) }{state =>
     action(state)
6
   }{state => nextState(state) }
   Can also give an explicit initial state
   (Otherwise initial state is zero)
```



Controller Tags


```
Accel {
 Sequential.Foreach(0 until D){i =>
 Sequential.Reduce(0)(0 until D){i =>
 Sequential can be added as a tag
 on looping controllers to change
 execution of stages from pipelined to
 purely sequential
```

Sequential Execution



- Parent enables Stage 0 when enabled, as long as counter < D
- Stage K is enabled when Stage K-I completes (K > 0)

Pipelined Execution



- Parent enables Stage 0 TWICE when enabled, as long as counter < D
- Stage K is enabled when Stage K-I completes (K > 0)