



RAMCO INSTITUTE OF TECHNOLOGY
Department of Electronics and Communication
Engineering



Academic Year 2014 – 2015

JOURNAL DETAILS

1. **AzhaguJaisudhanPazhani A, Dr.Vasanthanayaki C “FPGA Implementation of Computationally EfficientModified Parallel Prefix Adder”** International Journal of Applied Engineering Research,10,(1),367-371,(2015).
2. **AzhaguJaisudhanPazhani A, Dr.Vasanthanayaki C “Design of Multi Output Binary Adder using Modified Parallel Prefix Addition”**Advances in Natural and Applied Sciences,8,(19),10 to 16,(2014).