Specifications and Instruction Set

Specifications	Flag Register (8b)			
Addressing capacity (bits)	16	Carry (C)	0	
RAM (kilobits)	512	Equal (E)	1	
RAM (kilobytes)	64	<pre>Interrupt (I)*</pre>	2	
Stack (bytes)	256	Negative (N)	3	
Interrupt Vectors Table (bytes)	512	Superior (S)	4	
Instruction size (bits)	32	Zero (Z)	5	
Instruction size (bytes)	4	Inferior (F)	6	
RAM capacity (instructions)	16192	Halt (H)	7	
Number of instructions	48	* Flag up when		
	handable			

Instruction format (4 bytes)					
OpCode (6b)	A.M. (4b)	Regs (6b)	V1 (8b) V2 (8b)		

RAM format	Address	8b Registers	Code	Addressing	modes (4b)
Charle	0×0000	PC	Prog. Counter	N/A	0
Stack (256 bytes)		STK	Stack Pointer	Reg	1
(230 bytes)	0x00FF	Α	0×0	Reg/Imm8	2
Total word Vactors Table	0×0100	В	0x1	Reg/Ram	3
Interrupt Vectors Table (512 bytes)		С	0x2	RamReg/ImmReg	4
(SIZ bytes)	0x02FF	D	0x3	Reg16	5
	0×0300	I	0×4	Imm24	6
		J	0x5	Imm8	7
		X	0x6		
		Υ	0x7		
Program Memory				-	
(63,25 kB)					
	0xFFFF				

Instructions	A.M.	DEC	HEX	BIN	Affected flags
NOP	0	0	0	0	
ADC - R1 + R2 → R1	1				
ADC - R1 + V1 → R1	2	1	1	1	
ADC - R1 + \$(Vx) → R1	3	-			C 7 N
ADD - R1 + R2 → R1	1				– C, Z, N
ADD - R1 + V1 → R1	2	2	2	10	
$ADD - R1 + \$(Vx) \rightarrow R1$	3	-			
AND - R1 & R2 → R1	1				
AND - R1 & V1 → R1	2	3	3	11	Z, N
AND - R1 & \$(Vx) → R1	3	-			
CAL - \$(Rx) → PC	5	4	4	100	С
CAL - \$(Vx) → PC	6	- 4	4	100	С
CLC		5	5	101	С
CLE		6	6	110	Е
CLI		7	7	111	I
CLN	0	8	8	1000	N
CLS		9	9	1001	S
CLZ		10	Α	1010	Z
CLF		11	В	1011	F
CMP - R1 ? R2	1				
CMP - R1 ? V1	2	12	С	1100	S, E, I, Z
CMP - R3 ? \$(Rx)	4	-			
DEC - R1 → R1	1				
DEC - \$(Rx) → \$(Rx)	5	13	D	1101	C, Z, N
DEC - \$(Vx) → \$(Vx)	6	_			
HLT	0	14	Е	1110	H, I
IN - Port(R2) → R1		15	F	1111	
OUT — R2 → Port(R1)	1	16	10	10000	
INC - R1++ → R1					
$INC - \$(Rx) ++ \rightarrow \(Rx)	5	17	11	10001	C, Z, N
INC - \$(Vx)++ → \$(Vx)	6				
INT - V1	7	18	12	10010	т
IRT	0	19	13	10011	– I

Instructions	A.M.	DEC	HEX	BIN	Affected flags
$JMC - (Rx) \rightarrow PC$	5	20	1.4	10100	
JMC - (Vx) → PC	6	- 20	14	10100	
$JME - (Rx) \to PC$	5	- 21	15	10101	
$JME - (Vx) \rightarrow PC$	6	21	13	10101	
$JMN - (Rx) \rightarrow PC$	5	- 22	16	10110	
$JMN - (Vx) \rightarrow PC$	6				
$JMP - (Rx) \rightarrow PC$	5	- 23	17	10111	
$JMP - (Vx) \rightarrow PC$	6				
JMS - (Rx) → PC	5	- 24	18	11000	
$JMS - (Vx) \rightarrow PC$	6				
$\frac{\text{JMZ} - (\text{Rx}) \rightarrow \text{PC}}{\text{JMZ} - (\text{Vx}) \rightarrow \text{PC}}$	5	- 25	19	11001	
$JMF - (RX) \rightarrow PC$ $JMF - (RX) \rightarrow PC$	6 5				
$JMF - (XX) \rightarrow PC$ $JMF - (VX) \rightarrow PC$	6	- 26	1A	11010	
$STR - R3 \rightarrow \$(Rx)$	4				
$STR - R1 \rightarrow \$(Vx)$	3	- 27	1B	11011	
LOD - \$(Rx) → R3	4				
LOD - \$(Vx) → R1	3	- 28	1 C	11100	-
MOV - R2 → R1	1	20	10	11101	
$MOV - V1 \rightarrow R1$	2	- 29	1D	11101	
NOT - ~R1 → R1	1	- 30	1E	11110	
NOT - ~\$(Vx) → \$(Vx)	6	- 30	10	11110	
$OR - R1 \text{ or } R2 \rightarrow R1$	1	_			Z, N
OR - R1 or V1 → R1	2	. 31	1F	11111	
OR - R1 or \$(Vx) → R1	3				
POP - \$(STK - 1) → R1	- 1	32	20	100000	С
PSH - R1 → \$(STK)		33	21	100001	С
RET	0	34	22	100010	
SHL - R1		35	23	100011	_
ASR - R1	. 1	36	24	100100	_ C, Z, N
SHR - R1	A.M.	37 DEC	25 HEX	100101 BIN	Affected flags
Instructions	A.M.				
STC		38	26	100110	С

STE	_	39	27	100111	E
STI	-	40	28	101000	I
STN	0	41	29	101001	N
STS	_	42	2A	101010	S
STZ	_	43	2B	101011	Z
STF	_	44	2C	101100	F
SUB - R1 - R2 → R1	1				
SUB - R1 - V1 → R1	2	45	2D	101101	C, Z, N
SUB - R1 - \$(Vx) → R1	3				
SBB - R1 - R2 - 1 → R1	1				
SBB - R1 - V1 - 1 → R1	2	46	2E	101110	C, Z, N
$SBB - R1 - \$(Vx) - 1 \rightarrow R1$	3				
XOR - R1 ⊕ R2 → R1	1				
XOR - R1 ⊕ V1 → R1	2	47	2F	101111	Z, N
XOR - R1 ⊕ \$(Vx) → R1	3				

Completion

0,00%

Implemented

Logisim Emulator X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X

Implemented

X X X

X X X X X X X

X X X X X

X X X

X X X X

X X X

X X

X X

Implemented

Χ

X X X