Specifications and Instruction Set

<b>Specifications</b>	Flag Register (8b)				
Addressing capacity (bits)	16	Carry (C)	0		
RAM (kibibits)	512	Equal (E)	1		
RAM (kibibytes)	64	<pre>Interrupt (I)*</pre>	2		
Stack (bytes)	256	Negative (N)	3		
Interrupt Vectors Table (bytes)	512	Superior (S)	4		
Instruction size (bits)	32	Zero (Z)	5		
Instruction size (bytes)	4	Inferior (F)	6		
RAM capacity (instructions)	16192	Halt (H)	7		
Number of instructions	48	* Flag up when interrupts are			
		handable			

Instruction format (4 bytes)						
OpCode (6b)	A.M. (4b)	Regs (6b)	V1 (8b) V2 (8b)			

RAM format	Address	8b Registers	Code	Addressing m	nodes (4b)
Stant	0×0000	PC	Prog. Counter	N/A	0
Stack (256 bytes)		STK	Stack Pointer	Reg	1
(230 bytes)	0x00FF	Α	0×0	Reg/Imm8	2
Interpunt Vesters Table	0×0100	В	0×1	Reg/Ram	3
Interrupt Vectors Table (512 bytes)		С	0x2	RamReg/ImmReg	4
(SIZ bytes)	0x02FF	D	0x3	Reg16	5
	0x0300	I	0×4	Imm24	6
		J	0x5	Imm8	7
Program Memory		X	0x6		
		Υ	0×7		
				_	
(63,25 KiB)					
	0×FFFF				

## Specifications and Instruction Set

Instructions	A.M.	DEC	HEX	BIN	Affected flags
NOP	0	0	0	0	
ADC - R1 + R2 → R1	1				
ADC - R1 + V1 → R1	2	1	1	1	
ADC - R1 + \$(Vx) → R1	3	-			6 7 N
ADD - R1 + R2 → R1	1				— C, Z, N
ADD - R1 + V1 → R1	2	2	2	10	
ADD - R1 + \$(Vx) → R1	3	-			
AND - R1 & R2 → R1	1				
AND - R1 & V1 → R1	2	3	3	11	Z, N
AND - R1 & \$(Vx) → R1	3	-			
CAL — \$(Rx) → PC	5	4	4	100	С
CAL - \$(Vx) → PC	6	4	4	100	С
CLC		5	5	101	С
CLE		6	6	110	Е
CLI		7	7	111	I
CLN	0	8	8	1000	N
CLS		9	9	1001	S
CLZ		10	Α	1010	Z
CLF		11	В	1011	F
CMP - R1 ? R2	1				
CMP - R1 ? V1	2	12	С	1100	S, E, F
CMP - R3 ? \$(Rx)	4	-			
DEC - R1 → R1	1				
$DEC - \$(Rx) \rightarrow \$(Rx)$	5	13	D	1101	C, Z, N
DEC - \$(Vx) → \$(Vx)	6	-			
HLT	0	14	E	1110	Н, І
IN - Port(R2) → R1		15	F	1111	
OUT - R2 → Port(R1)	1	16	10	10000	
INC - R1++ → R1					
INC - \$(Rx)++ → \$(Rx)	5	17	11	10001	C, Z, N
INC - \$(Vx)++ → \$(Vx)	6				
INT - V1	7	18	12	10010	_ I
IRT	0	19	13	10011	1

## Specifications and Instruction Set

Instructions	A.M.	DEC	HEX	BIN	Affected flags
$JMC - (Rx) \rightarrow PC$	5	20	1.4	10100	
JMC - (Vx) → PC	6	- 20	14	10100	
JME - (Rx) → PC	5	21	1.5	10101	
JME - (Vx) → PC	6	- 21	15	10101	
JMN - (Rx) → PC	5	22	16	10110	
$JMN - (Vx) \rightarrow PC$	6	- 22	16	10110	
$JMP - (Rx) \to PC$	5	- 23	17	10111	
$JMP - (Vx) \rightarrow PC$	6	25	17	10111	
JMS - (Rx) → PC	5	2.4	10	11000	
JMS - (Vx) → PC	6	- 24	18	11000	
JMZ - (Rx) → PC	5	- 25	19	11001	
JMZ - (Vx) → PC	6	25	19	11001	
JMF - (Rx) → PC	5	- 26	1A	11010	
$JMF - (Vx) \rightarrow PC$	6	20	IA	11010	
$STR - R3 \rightarrow \$(Rx)$	4	- 27	1B	11011	
$STR - R1 \rightarrow \$(Vx)$	3	21	TD	11011	
$LOD - \$(Rx) \rightarrow R3$	4 20	- 28	1C	11100	
$LOD - \$(Vx) \rightarrow R1$	3	20	10		
$MOV - R2 \rightarrow R1$	1	- 29	1D	11101	
$MOV - V1 \rightarrow R1$	2	29	Iυ		
NOT - ~R1 → R1	1	- 30	1E	11110	
$NOT - \sim \$(Vx) \rightarrow \$(Vx)$	6	30	IL	11110	
OR — R1 or R2 → R1	1				Z, N
OR — R1 or V1 → R1	2	31	1F	11111	
$OR - R1 \text{ or } \$(Vx) \rightarrow R1$	3				
POP - \$(STK - 1) → R1	1	32	20	100000	С
$PSH - R1 \rightarrow \$(STK)$	1	33	21	100001	С
RET	0	34	22	100010	
SHL - R1		35	23	100011	— C, Z, N
ASR – R1	1	36	24	100100	
SHR - R1		37	25	100101	C, Z
Instructions	A.M.	DEC	HEX	BIN	Affected flags
STC		38	26	100110	С

## Specifications and Instruction Set

STE		39	27	100111	E
STI		40	28	101000	I
STN	0	41	29	101001	N
STS		42	2A	101010	S
STZ		43	2B	101011	Z
STF		44	2C	101100	F
SUB - R1 - R2 → R1	1				
SUB - R1 - V1 → R1	2	45	2D	101101	C, Z, N
SUB - R1 - \$(Vx) → R1	3				
SBB - R1 - R2 - 1 → R1	1				
SBB - R1 - V1 - 1 → R1	2	46	2E	101110	C, Z, N
$SBB - R1 - \$(Vx) - 1 \rightarrow R1$	3				
XOR - R1 ⊕ R2 → R1	1				
XOR - R1 ⊕ V1 → R1	2	47	2F	101111	Z, N
XOR - R1 ⊕ \$(Vx) → R1	3				