# ELECTRICAL SPECIFICATION

### DISTINCTIVE CHARACTERISTICS

- Five independent 16-bit counters
- · High speed counting rates
- Up/down and binary/BCD counting
- · Internal oscillator frequency source
- Tapped frequency scaler
- Programmable frequency output
- 8-bit or 16-bit bus interface
- · Time-of-day option
- Alarm comparators on counters 1 and 2
- · Complex duty cycle outputs
- · One-shot or continuous outputs
- Programmable count/gate source selection
- Programmable input and output polarities
- Programmable gating functions
- Retriggering capability
- +5 volt power supply
- Standard 40-pin package
- 100% MIL-STD-883 reliability assurance testing

### **GENERAL DESCRIPTION**


The Am9513 System Timing Controller is an LSI circuit designed to service many types of counting, sequencing and timing applications. It provides the capability for programmable frequency synthesis, high resolution programmable duty cycle waveforms, retriggerable digital one-shots, time-of-day clocking, coincidence alarms, complex pulse generation, high resolution baud rate generation, frequency shift keying, stop-watching timing, event count accumulation, waveform analysis and many more. A variety of programmable operating modes and control features allow the Am9513 to be personalized for particular applications as well as dynamically reconfigured under program control.

The STC includes five general-purpose 16-bit counters. A variety of internal frequency sources and external pins may be selected as inputs for individual counters with software selectable active-high or active-low input polarity. Both hardware and software gating of each counter is available. Three-state outputs for each counter provide pulses or levels and can be active-high or active-low. The counters can be programmed to count up or down in either binary or BCD. The host processor may read an accumulated count at any time without disturbing the counting process. Any of the counters may be internally concatenated to form any effective counter length up to 80 bits.

### TABLE OF CONTENTS

General Description	1
Pinout	1
Maximum Ratings	2
Electrical Characteristics	2
Switching Characteristics	3

### CONNECTION DIAGRAM



Pin 1 is marked for orientation.

Figure 1.

MOS-172

### ORDERING INFORMATION

		Counting Frequence		
Package Type	Temperature Range	7MHz		
Molded	000 T T T000	AM9513PC		
Hermetic	$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$	AM9513DC		
Hermetic	-55°C ≤ T <sub>A</sub> ≤ +125°C	AM9513DM		

# MAXIMUM RATINGS beyond which useful life may be impaired

Storage Temperature	-65°C to +150°C
Ambient Temperature Under Bias	−55°C to +125°C
VCC with Respect to VSS	-0.5V to +7.0V
All Signal Voltages with Respect to VSS	-0.5V to +7.0V
Power Dissipation (Package Limitation)	1.5W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

## **OPERATING RANGE**

Part Number	Temperature	VCC	VSS	
Am9513DC/PC	0°C ≤ T <sub>A</sub> ≤ +70°C	+5V ±5%	0V	
Am9513DM	-55°C ≤ T <sub>A</sub> ≤ +125°C	+5V ±5%	0V	

# **ELECTRICAL CHARACTERISTICS** over operating range (Notes 1 and 2)

arameter	Des	cription	Test Conditions	Min	Тур	Max	Units	
	All Inputs Excep	All Inputs Except X2	rgapathe Ag	VSS-0.5		0.8	1/-1/-	
VIL	Input Low Voltage	X2 Input		VSS-0.5		0.8	Volts	
VIII	Innut High Voltage	All Inputs Except X2		2.2V	400 90 A	VCC	Valta	
VIH Input High Voltag	Input High Voltage	X2 Input	(101+)	3.8		VCC	Volts	
VITH	Input Hysteresis (SRC and GATE Inputs Only)			0.2	0.3	. muglus	Volts	
VOL	Output Low Voltage		IOL = 3.2mA	**************************************	A 1 7 5 M = 1.1 (3 1.1)	0.4	Volts	
VOH	Output High Voltage		$IOH = -200\mu A$	2.4		Rollem Unitro	Volts	
IIX	Input Load Current (Except X2)		VSS ≤ VIN ≤ VCC	New Bally Production		±10	μΑ	
IOZ	Output Leakage Current (Except X1)		$\begin{aligned} & \text{VSS} + 0.4 \leqslant \text{VOUT} \leqslant \text{VCC} \\ & \text{High Impedance State} \end{aligned}$			±25	μΑ	
1		$T_A = -55^{\circ}C$			275			
ICC	VCC Supply Current	(Steady State)	$T_A = 0$ °C			255	mA	
	(100 m − + C m − − − 00		$T_A = +25^{\circ}C$		190	235		
CIN	Input Capacitance	100000	$f = 1MHz$ , $T_{\Delta} = +25^{\circ}C$ ,			10		
COUT	Output Capacitance		All pins not under			15	pF	
CIO	IN/OUT Capacitance	m Flore and	test at 0V.			20		

# SWITCHING CHARACTERISTICS over operating range (Notes 2, 3, 4)

Δı		

					9513			
arameter	Description	on	Figure	Min	Max	Min	Max	Units
TAVRL	C/D Valid to Read Low		23	25				ns
TAVWH	C/D Valid to Write High		23	170				ns
TCHCH	X2 High to X2 High (X2 Period)		24	145				ns
TCHCL	X2 High to X2 Low (X2 High Pulse Width)		24	70				ns
TCLCH	X2 Low to X2 High (X2 Low Pulse Width)		24	70				ns
TDVWH	Data In Valid to Write High		23	80				ns
ТЕНЕН	Count Source High to Count Source High (Source Cycle Time) (Note 10)		24	145				ns
TEHEL TELEH	Count Source Pulse Duration (Note 10)		24	70				ns
TEHFV	Count Source High to FOUT Valid (Note 10	))	24		500			ns
TEHGV	Count Source High to Gate Valid (Level Ga (Notes 10, 12, 13)	ating Hold Time)	24	10			100	ns
TEHRL	Count Source High to Read Low (Set-up Ti	me) (Notes 5, 10)	23	190				ns
TEHWH	Count Source High to Write High (Set-up T	ime) (Notes 6, 10)	23	100				ns
		TC Output	24		300			
TEHYV	Count Source High to Out Valid (Note 10)	Immediate or Delayed Toggle Output	24		300			ns
		Comparator Output	24		350			
TFN	FN High to FN+1 Valid (Note 14)		24		75			ns
TGVEH	Gate Valid to Count Source High (Level Ga (Notes 10, 12, 13)	ating Set-up Time)	24	100				ns
TGVGV	Gate Valid to Gate Valid (Gate Pulse Durat	tion) (Notes 11, 13)	24	145		F		ns
TGVWH	Gate Valid to Write High (Notes 6, 13)		23	0				ns
TRHAX	Read High to C/D Don't Care		23	0				ns
TRHEH	Read High to Count Source High (Notes 7,	10)	23	0				ns
TRHQX	Read High to Data Out Invalid		23	10	10			ns
TRHQZ	Read High to Data Out at High Impedance (Data Bus Release Time)		23		85			ns
TRHRL	Read High to Read Low (Read Recovery T	ime)	23		1000			ns
TRHSH	Read High to CS High (Note 15)		23	0				ns
TRHWL	Read High to Write Low (Read Recovery T	ime)	23		1000		-1,2	ns
TRLQV	Read Low to Data Out Valid		23		160			ns
TRLQX	Read Low to Data Bus Driven (Data Bus D	rive Time)	23	20		100		ns
TRLRH	Read Low to Read High (Read Pulse Dura	tion) (Note 15)	23	160				ns
TSLRL	CS Low to Read Low (Note 15)		23	20				ns
TSLWH	CS Low to Write High (Note 15)	Perifyre 10 January company	23	170				ns
TWHAX	Write High to C/D Don't Care		23	0				ns
TWHDX	Write High to Data In Don't Care		23	20				ns
TWHEH	Write High to Count Source High (Notes 8, 10, 17)		23	400				ns
TWHGV	Write High to Gate Valid (Notes 8, 13, 17)		23	400				ns
TWHRL	Write High to Read Low (Write Recovery Time)		23		1500			ns
TWHSH	Write High to CS High (Note 15)		23	20				ns
TWHWL	Write High to Write Low (Write Recovery Time)		23		1500			ns
TWHYV	Write High to Out Valid (Note 9, 17)				650			ns
TWLWH	Write Low to Write High (Write Pulse Durati		23		300			110

The International Standard of Quality guarantees these electrical AQLs on all parameters over the operating temperature range: 0.1% on MOS RAMs & ROMs; 0.2% on Bipolar Logic & Interface; 0.3% on Linear, LSI Logic & other memories.





ADVANCED MICRO DEVICES 901 Thompson Place P.O. BOX 453 Sunnyvale, California 94086 (408) 732-2400 TWX: 910-339-9280 TELEX: 34-6306

TELEX: 34-6306 TOLL FREE: (800) 538-8450 © 1982 Advanced Micro Devices, Inc. Printed in U.S.A. 1/82 MMC-1731