## New Metrics for the Reliability of Approximate and Probabilistic Adders

Sept. 2013, pp. 1760-1771, vol. 62 DOI Bookmark: 10.1109/TC.2012.146

## **Keywords**

Adders, Probabilistic Logic, Measurement, Vectors, Logic Gates, Integrated Circuit Reliability, Energy Efficiency, Adders, Inexact Computing, Reliability, Error Masking, Approximate Logic, Imprecise Arithmetic, Mean Error Distance, Normalized Error Distance, Power

## **Authors**

Jinghang Liang, Dept. of Electr. & Comput. Eng., Univ. of Alberta, Edmonton, AB, Canada Jie Han, Dept. of Electr. & Comput. Eng., Univ. of Alberta, Edmonton, AB, Canada F. Lombardi, Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, CA, USA

## **Abstract**

Addition is a fundamental function in arithmetic operation; several adder designs have been proposed for implementations in inexact computing. These adders show different operational profiles; some of them are approximate in nature while others rely on probabilistic features of nanoscale circuits. However, there has been a lack of appropriate metrics to evaluate the efficacy of various inexact designs. In this paper, new metrics are proposed for evaluating the reliability as well as the power efficiency of approximate and probabilistic adders. Reliability is analyzed using the so-called sequential probability transition matrices (SPTMs). Error distance (ED) is initially defined as the arithmetic distance between an erroneous output and the correct output for a given input. The mean error distance (MED) and normalized error distance (NED) are then proposed as unified figures that consider the averaging effect of multiple inputs and the normalization of multiple-bit adders. It is shown that the MED is an effective metric for measuring the implementation accuracy of a multiple-bit adder and that the NED is a nearly invariant metric independent of the size of an adder. The MED is, therefore, useful in assessing the effectiveness of an approximate or probabilistic adder implementation, while the NED is useful in characterizing the reliability of a specific design. Since inexact adders are often used for saving power, the product of power and NED is further utilized for evaluating the tradeoffs between power consumption and precision. Although illustrated using adders, the proposed metrics are potentially useful in assessing other arithmetic circuit designs for applications of inexact computing.

**References** 1. Y. Dote, and S.J. Ovaska, "Industrial Applications of Soft Computing: A Review," *Proc. IEEE*, vol. 89, no. 9, pp. 1243-1265, Sept. 2001.

- 2. R. Hegde, and N.R. Shanbhag, "Soft Digital Signal Processing," *IEEE Trans. Very Large Scale Integration Systems*, vol. 9, no. 6, pp. 813-823, Dec. 2001.
- 3. K.V. Palem, "Energy Aware Computing through Probabilistic Switching: A Study of Limits," *IEEE Trans. Computers*, vol. 54, no. 9, pp. 1123-1137, Sept. 2005.
- 4. V. Beiu, S. Aunet, J. Nyathi, R.R. Rydberg, III and W. Ibrahim, "Serial Addition: Locally Connected Architectures," *IEEE Trans. Circuits and Systems I*, vol. 54, no. 11, pp. 2564-2579, Nov. 2007.
- 5. S. Cotofana, C. Lageweg, and S. Vassiliadis, "Addition Related Arithmetic Operations via Controlled Transport of Charge," *IEEE Trans. Computers*, vol. 54, no. 3, pp. 243-256, Mar. 2005.

- 6. J. Huang, and J. Lach, "Exploring the Fidelity-Efficiency Design Space Using Imprecise Arithmetic," *Proc. 16th Asia and South Pacific Design Automation Conf. (ASPDAC)*, 2011.
- 7. H.R. Mahdiani, A. Ahmadi, S.M. Fakhraie, and C. Lucas, "Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications," *IEEE Trans. Circuits and Systems I: Regular Papers*, vol. 57, no. 4, pp. 850-862, Apr. 2010.
- 8. V. Gupta, D. Mohapatra, S.P. Park, A. Raghunathan, and K. Roy, "IMPACT: IMPrecise Adders for Low-Power Approximate Computing," *Proc. Int'l Symp. Low Power Electronics and Design (ISLPED)*, pp. 1-3, Aug. 2011.
- 9. S. Cheemalavagu, P. Korkmaz, K.V. Palem, B.E.S. Akgul, and L.N. Chakrapani, "A Probabilistic CMOS Switch and Its Realization by Exploiting Noise," *Proc. IFIP Int'l Conf. VLSI SoC (IFIP-VLSI SoC)*, Oct. 2005.
- 10. M.S.K. Lau, K.V. Ling, Y.C. Chu, and A. Bhanu, "A General Mathematical Model of Probabilistic Ripple-Carry Adders," *Proc. Conf. Design Automation Test Europe*, pp. 1100-1105, 2010.
- 11. J. Liang, J. Han, and F. Lombardi, "On the Reliable Performance of Sequential Adders in Soft Computing," *Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems*, pp. 3-10, 2011.
- 12. A.K. Verma, P. Brisk, and P. Ienne, "Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design," *Prof. Conf. Design, Automation and Test in Europe (DATE)*, pp. 1250-1255, 2008.
- 13. N. Zhu, W.L. Goh, and K.S. Yeo, "An Enhanced Low-Power High-Speed Adder for Error Tolerant Application," *Proc. 12th Int'l Symp. Integrated Circuits (ISIC)*, pp. 69-72, 2009.
- 14. J. Kim, S. Tiwari, "Inexact Computing for Ultra Low-Power Nanometer Digital Circuit Design," *Proc. IEEE/ACM Int'l Symp. Nanoscale Architectures (NANOARCH)*, pp. 24-31, 2011.
- 15. S. Krishnaswamy, G.F. Viamontes, I.L. Markov, and J.P. Hayes, "Probabilistic Transfer Matrices in Symbolic Reliability Analysis of Logic Circuits," *ACM Trans. Design Automation of Electronic Systems*, vol. 13, article 8, Jan. 2008.
- 16. C-C Yu, and J.P. Hayes, "Scalable and Accurate Estimation of Probabilistic Behavior in Sequential Circuits," *Proc. IEEE 28th VLSI Test Symp. (VTS)*, pp. 165-170, 2010.
- 17. J. Han, H. Chen, E. Boykin, and J. Fortes, "Reliability Evaluation of Logic Circuits Using Probabilistic Gate Models," *Microelectronics Reliability*, vol. 51, no. 2, pp. 468-476, 2011.
- 18. H. Chen, and J. Han, "Stochastic Computational Models for Accurate Reliability Evaluation of Logic Circuits," *Proc. 20th Great Lakes Symp. VLSI (GLSVLSI '10)*, pp. 61-66, 2010.
- 19. J. Liang, J. Han, and F. Lombardi, "Analysis of Error Masking and Restoring Properties of Sequential Circuits," *IEEE Trans. Computers*, to be published, 2011.
- 20. P. Kulkarni, P. Gupta, and M. Ercegovac, "Trading Accuracy for Power with an Underdesigned Multiplier Architecture," *Proc. IEEE/ACM Int'l Conf. VLSI Design*, Mar. 2011.
- 21. J. Han, J. Gao, Y. Qi, P. Jonker, and J. Fortes, "Toward Hardware-Redundant, Fault-Tolerant Logic for Nanoelectronics," *IEEE Design and Test of Computers*, vol. 22, no. 4, pp. 328-339, July/Aug. 2005.