```
MASTER. Z80 This is the main monitor program for my system.
It resided in 1 2732 PROM at F000H (or top half of 28C64)
Assemble and SLR's Z80ASM Assembler (Can also use Cromemco's Assembler)
Use: - Z80ASM MASTER FH
Programming Master EEPROM for Z80 Board with the VP-280 Programmer
Use MK28C28A EEPROM or uP28C64
For monitor at F000H-FFFFH
Load Buffer Address - 1000
From File address F000H
This will put the code (4K) in the top "half" of the 8K EEPROM. It can be seen/edited at 1000H
Recent History...
      26/2/09
                          Added ability to switch CO/CI to ACIA serial from PC.
       5/3/09
                          Adjust RTS/CTS levels for Modem
                          Set talker messages for new V-Stamp chip.
V3.5 6/3/09
                          Add SD Systems IO-8 board Serial ports.
      12/09/09
V3.52 16/9/09
                          Add SD Systems IO-8 Board clock display on signon
                          Add display command for greater than 64K RAM, removed
v3.6 21/9/09
V4.0 10/26/09
                          Switched in 8255 driven IDE HD Controller (Removed XComp)
                          some old commands to make more room.
V4.1 11/7/09
                          Added input ports scan/diagnostic
V4.2 11/14/09
                          Remove Date (keep time) from Clock (Chip is messed up by CPM3 routine)
                          also modified to switch from the SD System assembler to the SLR one.
V4.21 11/17/09
                          Removed 8086 jump far setting code
                          Implement movement of 8086 Monitor code (EPROM) to correct location in RAM space
V4.3 11/18/09
V4.31 11/19/09
                          Check 8086 Monitor ROM->ROM went OK. Added W command.
V4.32 12/7/09
                          Turn off any SD Systems 8024 video screen enhancements (flashing, underline etc).
V4.33 12/25/09
                          Correct High/Low byte Sector read for IDE board
V4.34 2/23/10
                           "O" command, 8086 Far jump to 500H (IF RAM @ FFFF0H), W command boots 8086 from reset at FFFF0H.
                           "O" command just puts 8086 Far JMP to 500H (IF RAM @ FFFF0H). Done also at each reset.
V4.35 3/25/10
                          Removed all SD Systems IO-8. Added S-100Computers I/O board drivers.
V4.4 7/29/10
V4.41 7/29/10
                          Initilization of V-Stamp chip done. Cleaned up Serial port names etc
V4.42 7/31/10
                          Switched RTC over to S-100Computers board (Ports A4, A5)
V4.50 2/7/11
                          Added Floppy Boot loader for ZFDC board. Still have the Versafloppy loader but no BIOS functions
V4.51 2/13/11
                          Check IDE if Boot sector is valid
V4.52 2/15/11
                          Pulse CF/IDE cards twice to reset (some) cards properly
V4.53 2/16/11
                          Initilize IDE board with IDE RD/WR lines inactive on power-up.
V4.54 2/28/11
                          Incoporated new fast multi-sector boot for CPM floppy loading with ZFDC board
V4.55 2/28/11
                           "O" command now jumps to PORTED (activates 8086) when done
                           "O" cmd will just put 33 on Consol (temporary 8086 board test)
V4.55a 3/1/11
                          Re-did IDE drive hardware reset pulse to one (delayed) pulse, then wait for drive ready status.
V4.56 3/15/11
V4.57 6/3/11
                          Set up an equate for IDE drive reset pulse, Fixed Z command
```

;Set scrool direction UP.

SCROLL EQU

BELL EOU

SPACE EQU

01H

07H 20H

```
TAB
     EOU
          09Н
                             ; TAB ACROSS (8 SPACES FOR SD-BOARD)
CR
     EQU ODH
LF
     EQU
           0AH
FF
     EQU
           0CH
OUIT EOU
                             ; Turns off any screen enhancements (flashing, underline etc).
           11H
NO ENHANCEMENT
                 EQU 17H
                                        ;Turns off whatever is on
FAST
     EQU
                             ; High speed scrool
           10H
ESC
     EQU
           1BH
DELETE EQU
           7FH
BACKS EOU
           08H
CLEAR EQU
          1AH
                           ;TO CLEAR SCREEN
RST7 EQU
           38H
                           ;RST 7 (LOCATION FOR TRAP)
IOBYTE EQU
           0EFH
                           ; IOBYTE (SEE BELOW)
     EQU
                           ;[I] INITIAL VALUE
STARTCPM EQU 100H
                           ;LOCATION WHERE CPM WILL BE PLACED FOR COLD BOOT
STARTDOS EQU 100H
                            ;LOCATION WHERE MSDOS WILL BE PLACED FOR COLD BOOT
FFILE SIZE EQU
                 9000h/512
                                   ;SIZE OF 5MSDOS20.COM IN 512 BYTE SECTORS
; IOBYTE = SENSE SWITCHES AT PORT OEFH
; BIT MAP OF PORT OEFH:----- X X X X X X X X X X (11111111=NORMAL CONFIG)
                       | | | | | | .UNUSED (Used in IBM Mode)
                       | | | | | | ...UNUSED (Used in IBM Mode)
                       | | | | ......Bug, prevents LF's in CPM3 if 0.
                       | | | ...........Consol I/O via ACIA Serial port
                       | |..........UNUSED (FORCE format of Mdisk)
                       |.....(R/W protect Mdisk), Prevent 8086 Monitor doing a JMPF to 0000:0500H on reset
;----- SD SYSTEMS VIDIO BOARD FOR CONSOLE INPUT & OUTPUT
CONSOL STATUS EQU
                0Н
CONSOL IN
                01H
CONSOL OUT EQU
                01H
;----- THIS IS MY PORT TO OUTPUT DATA TO HP 4050T LASAR PRINTER (IMSAI 8PIO Board)
PRINTER STATUS EQU 5
                                   ; IN, HP PARRELL PORT
PRINTER OUT EQU
               5
                             ;OUT
PRINTER STROBE EQU 4
                                   ;OUT
DIAG LEDS EQU 5 ;OUT (Will use this port initially for diagnostic LED display)
```

;----- S100Computers I/O BOARD PORT ASSIGNMENTS (A0-AC)

```
BCTL
             EOU
                    0A0H
                                 ; CHANNEL B CONTROL PORT ASSIGNMENTS OF THE ZILOG SCC CHIP
                                                                                                     ;<--- Adjust as necessary,
ACTL
             EQU
                    0A1H
                                 ; CHANNEL A CONTROL
BDTA
             EQU
                    0A2H
                                 ; CHANNEL B DATA
                             ; CHANNEL A DATA
ADTA
             EQU
                    0A3H
PortA 8255 EQU
                    0A8H
                              ;A port of 8255 ;<--- Adjust as necessary
PortB 8255
             EQU
                    0A9H
                                 ;B port of 8255
PortC 8255 EQU
                               ;C Port of 8255
                    0AAH
PortCtrl 8255 EQU
                    0ABH
                                 ;8255 configuration port
AinBout8255cfg
                    EOU
                                      ;Set 8255 ports: - A input, B output,
                          10011000b
USB DATA
                    0ACH
                                 ; PORT ASSIGNEMENT FOR DLP-USB Controller chip
USB STATUS
                                 ;Status port for USB port (Port C of 8255, bits 6,7)
             EQU
                    0AAH
USB RXE
                    EQU
                          80H
                                      ;If Bit 7 = 0, data available to recieve by S-100 Computer
                                       ; If Bit 6 = 0 data CAN be written for transmission to PC
USB TXE
                    EOU
                          40H
;----- S100Computers PIC/RTC BOARD PORT ASSIGNMENTS (A0-AC)
RTCSEL
                    0A4H
                                 ;58167 RTC Ports ports on S100 PIC/RTC Boadr
RTCDATA
                    EQU
                          0A5H
PICportA
             EQU
                  020H
                                 ;8259A ports on S100Computers PIC/RTC Board
             EOU
PICportB
                    021H
:---- PORTS FOR FOR Z80/WD2793 FDC Board
S100 DATA A EQU
                  10H
                              ; IN, S100 Data port to GET data to from FDC Board
                             ;OUT, S100 Data port to SEND data to FDC Board ;Status port for A ;Status port for B ;Port to reset ZFDC Z80 CPU.
S100 DATA B EQU
                  10H
S100 STATUS AEQU
                  11H
S100 STATUS BEQU
                  11H
RESET ZFDC PORT EQU 13H
                             ;Time-out for waiting for ZFDC Board handshake signal (\sim 0.5 seconds @ 10 \, \mathrm{MHz})
STATUS DELAY EQU
DIRECTION BITEQU
                               ;Bits for the ZFDC flags 0 = IN, 1 = OUT
DATA IN RDY EQU
                  0
                               ;Bit for data available from ZFDC board
DATA OUT RDY EQU
                  1
                               ;Bit for data can be sent to ZFDC board
STD8IBM
                    EQU
                        1
                                     ;IBM 8" SDSS Diak
                   EQU 0
                                      ;No Errors flag for previous cmd, sent back to S-100 BIOS
NO ERRORS FLAG
; Commands to the ZFDC Board:-
                                       ; Reset the WD2793 chip and Board software
CMD RESET ZFDC
                          ЗН
CMD SET FORMAT
                                        ; This will select a specified drive and assign a disk format table to that drive
CMD SET DRIVE EQU
                                 ; This will select a specified drive (0,1,2,3)
                    5H
CMD SET TRACK EQU
                    7 H
                                 ; This will set head request to a specified track
                                 ; This will set side request to a specified side
CMD SET SIDE EQU
                    8H
CMD SET SECTOR
                    EQU
                                        ; This will set sector request to a specified sector
CMD SET HOME EQU
                    0AH
                                 ; This will set head request to Track 0 of CURRENT drive
CMD STEP IN EQU
                                 ;Step head in one track of CURRENT drive
                    0BH
```

```
CMD SEEK TRACK
                   EQU
                         0EH
                                      ; Seek to track to (IY+DRIVE TRACK) with the track verify bit set on CURRENT drive/format
CMD READ SECTOR
                         10H
                                      ; Read data from the CURRENT sector (on current track, side, drive).
                   EQU
                 21H
                                ; Handshake command only sent during board initilization/testing
CMD HANDSHAKE EQU
CMD RD MULTI SECTOR EQU 29H
                                      ; Read data from multiple sectors starting at the CURRENT sector (on current track, side, drive).
;----- PORT(S) TO SWITCH MASTER/SLAVE(S)
                                       ;4 PORTS ON Z80 BOARD FOR MEMORY MANAGEMENT (& INT Controller on IA Z80 CPU Board)
Z80PORT
            EQU
                   0D0H
SW86 EOU
            0EDH
                                ;INPUT FROM THIS PORT SWITCHES Z80 TO 8086 or 80286 board
SW286 EOU OFOH
                              ; INPUT FROM THIS PORT SWITCHES IN THE SC Digital 80286 board
;MFGPORT EQU 090H
                              ; PORT TO LOOK AT IBM STATUS PORT
;----- VERSAFLOPPY-II FLOPPY DISK CONTROLLER COMMANDS ETC.
                              ;BASE PORT FOR 1791
Χ
      EOU
           50H
RSET EQU X+0
                              ; CONTROLLER RESET ADDRESS
SELECT EQU X+3
                              ; DRIVE SELECT PORT
STATUS EQU X+4
                              ;STATUS PORT
TRACK EQU
           X+5
                              ;TRACK PORT
                             ;SECTOR PORT
SECTOR EOU
           X+6
DATA EQU
           X+7
                              ;DATA PORT
    EQU
                              ; COMMAND PORT
CMD
           X+4
CIOBYTE
            EQU
                   0.3H
CDISK EOU
            04H
ZERO L EQU
            08H
                                ; Some of my CPM Loader's needs these to be zero!
ZERO H EQU
            09H
                                ; (The Non Banked version of CPM3). Need to later see why
@TADDR EQU
            40H
@UNIT EQU
            42H
                              ; NEW @UNIT BYTE
@SCTR EQU
            43H
                              ; SECTOR
                                                (compatible with my old CPM2.2 Versafloppy BIOS)
@TRK EQU
            44H
                              ; TRACK
@NREC EQU
            45H
                                ;# OF SECTORS
@ERMASK
            EQU
                  46H
                                      ; ERROR MASK
@ERSTAT
            EQU
                  47H
                                      ; ERROR FLAG STORE
                                ; 6 BYTES (USED FOR TRACK ID COMMAND)
@IDSV EQU
            48H
@CMDSV EQU
            4EH
                                ; COMMAND SAVE
@SPSV EQU
            4FH
                              ;SP SAVE
TEMP2 EQU
            51H
                              ;2 BYTE TEMP RECORD
@SIDE EQU
            51H
                              ;SIDE STORE FOR MSDOS DISK
@COUNT EQU
            53H
                                ;SECTORS/TRACK for BOOT (Currently unused)
@UNITCK
            EOU
                   55H
                                      ;OLD @UNIT BYTE
@RSEEK EQU
            56H
                                ;NBR OF RESEEKS
@RTRY EQU
            57H
                                ; NBR OF RTRYS
ADRIVE EQU
            58H
                              ;STORE OF A: DRIVE DENSITY ETC TYPE
                              ;STORE OF B: DRIVE TYPE
BDRIVE EQU
            59H
@FDCTYPE EQU 5BH
                              ;OFFH = ZFDC FDC Board Boot, else Versafloppy II FDC Boot,
@SEC SIZE EQU 5CH
                                ;Byte count of a sector fot loader
@SSTACK
            EQU
                   80H
                                       ;SYSTEM STACK
```

; COLD START ADDRESS FOR CPM FLOPPY (ONLY) BOOT LOADER

COLD EQU

80H

```
RDACMD EQU
             0C0H
                                  ; READ ADDRESS CODE
RDCMD EQU
             088H
                                  ; READ SECTOR CODE
WRCMD EQU
             0A8H
                                  ;WRITE SECTOR CODE
             0F4H
                                  ;WRITE TRACK CODE
WRTCMD EOU
RSCMD EQU
             008H
                                  ; RESTORE COMMAND (Note 3 Ms seek)
SKNCMD EQU
             018H
                                  ; SEEK NO VERIFY
FSKCMD EQU
             01CH
                                  ;FLOPPY SEEK COMAND
RSVCMD EQU
             00CH
                                  ; RESTORE WITH VERIFY COMMAND
MSKCMD EOU
             01FH
                                  ; MINI FLOPPY SEEK COMMAND
SRMASK EQU
             OFEH
                                  ; SECTOR READ ERROR BITS MASK
STDSDT EQU
             26
                                  ;STANDARD 8" 26 SECTORS/TRACK
             50
                                  ;STANDARD DD 8" 50 SECTORS/TRACK
STDDDT EOU
NBYTES EQU
             128
                                  ; BYTES/SECTOR
NTRKS EQU
             77
                                  ;TRACKS/DISK
;----- S100Computers IDE HARD DISK CONTROLLER COMMANDS ETC.
IDEAport
             EOU
                    030H
                                  ; lower 8 bits of IDE interface
IDEBport
             EOU
                    031H
                                   ;upper 8 bits of IDE interface
IDECport
             EQU
                    032H
                                  ; control lines for IDE interface
IDECtrl
                    EQU
                            033H
                                         ;8255 configuration port
                                  ;To select the 1st or 2nd CF card/drive (Not used with this monitor)
IDEDrivePort EOU
                    034H
                    EQU
                            020H
                                         ; Time delay for reset/initilization (~60 uS, with 10MHz Z80, 2 I/O wait states)
IDE Reset Delay
CPM ADDRESS
             EQU
                    100H
                                   ; Will place the CPMLDR.COM Loader here with
                                   ; CPMLDR.COM will ALWAYS be on TRK 0, SEC2, (LBA Mode)
SEC COUNT
             EQU
                    12
                                  ;CPMLDR.COM requires (currently) 10, 512 byte sectors
                                  ;Add extra just in case
RDcfg8255
             EQU
                    10010010B
                                  ;Set 8255 IDECport out, IDEAport/B input
WRcfg8255
                    10000000B
                                  ;Set all three 8255 ports output
             EQU
IDEa0line
                    01H
                                  ; direct from 8255 to IDE interface
             EQU
IDEalline
             EOU
                    02H
                                  ; direct from 8255 to IDE interface
IDEa2line
             EOU
                    04H
                                  ; direct from 8255 to IDE interface
IDEcs0line
             EQU
                    08H
                                  ;inverter between 8255 and IDE interface
IDEcs1line
             EQU
                    10H
                                  ; inverter between 8255 and IDE interface
                                  ; inverter between 8255 and IDE interface
IDEwrline
             EQU
                    20H
IDErdline
             EOU
                    40H
                                  ; inverter between 8255 and IDE interface
IDEreset
             EQU
                    80H
                                  ;inverter between 8255 and IDE interface
; Symbolic constants for the IDE Drive registers, which makes the
; code more readable than always specifying the address pins
REGdata
                            08H
                                         ;IDEcs0line
                    EQU
REGerr
              EQU
                    09H
                                  ;IDEcsOline + IDEaOline
REGcnt
              EOU
                    0AH
                                  ;IDEcs0line + IDEalline
                                  ; IDEcs0line + IDEa1line + IDEa0line
REGsector
             EQU
                    0BH
```

```
REGCYLSB
            EQU
                   0CH
                               ;IDEcsOline + IDEa2line
REGcyMSB
            EQU
                  0 DH
                               ;IDEcsOline + IDEa2line + IDEa0line
                               ;IDEcsOline + IDEa2line + IDEa1line
REGshd
            EQU
                  0EH
                                                                       ; (OEH)
REGCMD
            EQU
                  0FH
                             ; IDEcs0line + IDEa2line + IDEa1line + IDEa0line
                                                                                  ; (OFH)
REGstatus
            EOU
                   0FH
                               ;IDEcsOline + IDEa2line + IDEa1line + IDEa0line
REGcontrol
            EQU
                  16H
                               ;IDEcslline + IDEa2line + IDEa1line
            EQU
                  17H
                               ; IDEcs1line + IDEa2line + IDEa1line + IDEa0line
REGastatus
; IDE CMD Constants. These should never change.
CMDrecal
           EOU
                  10H
CMDread
                   EQU
                         20H
CMDwrite
                   30H
CMDinit
                  EQU
                         91H
CMDid
            EQU
                 0ECH
CMDdownspin EOU
                  0E0H
CMDupspin
            EOU
                  0E1H
; IDE Status Register:
; bit 7: Busy
                  1=busy, 0=not busy
; bit 6: Ready 1=ready for CMD, 0=not ready yet
; bit 5: DF 1=fault occured insIDE drive
; bit 4: DSC 1=seek complete
; bit 3: DRQ1=data request ready, 0=not ready to xfer yet
; bit 2: CORR
              1=correctable error occured
; bit 1: IDX vendor specific
; bit 0: ERR 1=error occured
; CONNECTIONS TO Z80-MONB.Z80 :-
BASE EQU
            0100H
                             ;Start or EPROM Location (Assume a 2732 or half of a 278C64)
                               ;<----- OF MONITOR
      ORG
            BASE
VERSA EQU
            BASE+800H
                               ;<----- Grant Control of FLOPPY BIOS (For old Software)
                                       NOTE MUST INSURE NO OVERFLOW
                                            OF THE FIRST PART OR THIS
                                           MONITOR INTO THIS BIOS AREA
; PROGRAM CODE BEGINS HERE
;FIRST A JUMP TABLE FOR ALL JUMPS INTO THE MONITOR. NOTE THESE CANNOT BE
; CHANGED. WHERE POSSIBLE ZAPPLE FORMAT IS USED.
ZAPPLE:
                   BEGIN
                                      ; INITILIZATION
ZCI: JP
            CI
                              ; CONSOL INPUT
ZRI: JP
            SERIAL IN
                             ; READER
                                            INPUT = Modem Input for Now
ZCO: JP
            CO
                              ; CONSOL OUTPUT
ZPOO: JP
            SERIAL OUT
                             ; PUNCH OUTPUT = Modem Output for Now
ZLO: JP
                               ;LIST OUTPUT
```

```
ZCSTS: JP
             CSTS
                                  ; CONSOL STATUS
ZMEMCK:
             JΡ
                    MEMSIZ
                                         ;GET HIGHEST RAM RETURNS IT IN [HL]
ZTRAP: JP
             TRAP
                                  ; ERROR TRAP ADDRESS
ZSTART:
             JP
                    START
                                         ; JUMP TO MONITOR DO NOT RESET HARDWARE
             SPEAKOUT
                                  ; SEND AN ASCII CHARACTER TO TALKER (One at a time)
ZTALK: JP
ZTALKS:
                    SPEAKER CTS
                                        ;STATUS FOR SPEECH CTS Line (V-Stamp CTS low when ready)
             JΡ
ZDELAY:
             JΡ
                    DELAY
                                         ; SOFTWARE DELAY LENGTH IN [A]
ZLSTAT:
             JΡ
                    LSTAT
                                         ;LIST STATUS
ZONLIST:JP
             ONLIST
                                  ; INITILIZE LIST DEVICE
ZOFFLIST:JP OFLIST
                                  ;TURN OFF LIST DEVICE
ZTIME: JP
             TIME
                                  ; PUT TIME ON CRT @ CURSOR POSITION
ZCLKREG:JP
             CLKREG
                                 ;BCD VALUE IN OF A CLOCK REG. [A] HOLDS ADDRESS
ZSPEAK$:JP
             SPEAK$
                                  ; SEND ASCII STRING TO TALKER [HL] UP TO '$'
ZSERIAL OUT:
      JΡ
             SERIAL OUT
                                  ;OUT TO ZILOG SCC SERIAL PORT
ZSERIAL IN:
      JΡ
                                  ; INPUT FROM ZILOG SCC SERIAL PORT
             SERIAL IN
ZSERIAL STAT:
      JΡ
                                  ;STATUS FROM ZILOG SCC SERIAL PORT
             SERIAL STAT
ZLOADER: JP
             LOADER
                                  ;LOAD IN CPM IMAGE ON TRACKS 0 & 1 (VIA FLOPPY BOOT LOADER ON DISK SECTOR 1)
ZPMSG0:
             JΡ
                    TOM
                                         ; DISPLAY STRING ON CONSOL [HL] = START ADD. [B] = LENGTH
ZPMSG$:
             JΡ
                    TOMM
                                         ; DISPLAY STRING ON CONSOL [HL] = START ADD. '$' = END
ZHLSP: JP
             HLSP
                                  ; DISPLAY [HL] ON CONSOL THEN ONE SPACE
ZBITS: JP
             BITS1
                                  ; DISPLAY 8 BITS OF [A] ON CONSOL
ZLBYTE:
             JΡ
                    LBYTE
                                         ; DISPLAY [A] ON CONSOL
ZHEXSP:
                    HEXSP
                                         ;PUT 16 BIT PARAMETERS ON STACK FROM CONSOL, [C]=PARAMETER #
             JΡ
ZCRLF: JP
             CRLF
                                  ; SEND CRLF TO CONSOL
ZHILO: JP
             HILO
                                  ; RANGE CHECK (INC [HL], IF HL=DE THEN SET CARRY)
ZCONV: JP
             CONV
                                  ; CONVERT HEX IN [A] TO ASCII IN [A]
ZDOS
             DOS
                                  ;LOAD MSDOS FROM 5" DRIVE D:
      JP
ZPCHK: JP
             PCHK
                                  ; INPUT FROM CONSOL & TEST FOR DELIMITERS RET {Z} IF
                                  ; SPACE OR , RET {C} IF A CR ELSE NON ZERO NON CARRY
                                         ;BOOT UP CPM-80 FROM VERSAFLOPPY II FDC
VFLOPPY
             JΡ
                    VBOOT
ZHARD: JP
             HBOOTCPM
                                  ;BOOT UP CPM-80 FROM HARD DISK
ZPRDY: JP
             PRDY
                                  ; PUNCH READY CHECK
ZRSTAT:
             JΡ
                    RSTAT
                                         ; READER STATUS
ZCCHK: JP
             CCHK
                                  ; CHECK FOR ^S & ESC AT KEYBOARD
ZFLOPPY
             JΡ
                    ZBOOT
                                         ;BOOT UP CPM-80 FROM ZFDC FDC
      NOTE TABLE MUST BE WITHIN 0-FFH BOUNDRY
; COMMAND BRANCH TABLE
      DW FLUSH
                     ; "@" SEND FF to LaserJet printer
TBL:
      DW MEMMAP
                     ; "A" DISPLAY A MAP OF MEMORY
      DW DOS
                     ; "B" BOOT MSDOS FROM 5" DISK IN DRIVE D:
          ZBOOT
                     ; "C" BOOT IN CP/M FROM 8" DISK WITH WITH ZFDC FDC
      DW
      DW
          DISP
                    ; "D" DISPLAY MEMORY (IN HEX & ASCII)
                    ; "E" ECHO CHAR IN TO CHAR OUT
          ECHO
      DW
      DW FILL
                     ; "F" FILL MEMORY WITH A CONSTANT
```

```
DW GOTO ; "G" GO TO [ADDRESS]
                 ; "H" HEX MATH (GIVES SUM & DIFFERENCE OF TWO NOS.)
      DW MATH
      DW TIMEC ; "I" PRINT TIME ON CONSOL
      DW RAMTEST ; "J" NON-DESTRUCTIVE MEMORY TEST
      DW KCMD ; "K" DISPLAY THE LIST OF MONITOR COMMANDS
      DW VBOOT ; "L" BOOT IN CP/M FROM 8" DISK WITH VERSAFLOPPY II FDC
      DW MOVE ; "M" MOVE BLOCK OF MEMORY (START, FINISH, DESTINATION)
      DW XMEMMAP ; "N" Display extended memory Segment: Address
      DW UP8086 ; "O" HAVE 8086 (or 80286) JUMP to 500H in RAM
      DW HBOOTCPM ; "P" BOOT IN CPM FROM IDE HARD DISK
      DW QUERY
                ; "Q" QUERY PORT (IN OR OUT)
      DW INPORTS ; "R" Read ALL Input Ports
      DW SUBS ; "S" SUBSTITUTE &/OR EXAMINE MEMORY
      DW TYPE
                 ; "T" TYPE ASCII PRESENT IN MEMORY
      DW UPDATE ; "U" ADJUST TIME
      DW VERIFY ; "V" COMPARE MEMORY
      DW PORTED ; "W" INPUT Port ED (switched in 8086/80286)
      DW START ; "X" BOOT IN MSDOS FROM HARD DISK (Not done yet)
      DW BEGIN ; "Y" SPARE
      DW SIZE ; "Z" FIND HIGHEST R/W RAM
BEGIN: LD A, '#'
                             ;For quick hardware diagnostic test
      OUT (CONSOL OUT), A
      LD A,0FFH ;Clear Printer strobe, comes up 0 on a reset
      OUT (PRINTER STROBE), A ; also it turn all LED's off as a diagnostic
      LD A,00000000B ;FLAG PROGRESS VISUALLY FOR DIAGNOSTIC (ALL LED' ON)
OUT (DIAG_LEDS),A ;LED's will go off one at a time
      LD
            A, OFFH
      OUT (SELECT), A ; DESELECT ANY FLOPPYS ON VERSAFLOPPY FDC (If Present)
           A,10000000B ; FLAG PROGRESS VISUALLY FOR DIAGNOSTIC (1 LED off)
      LD
      OUT (DIAG LEDS), A
      LD
           A,OFFH
      OUT (RSET),A
                             ; RESET VERSAFLOPPY II FLOPPY DISK CONTROLLER (If Present)
            RESET ZFDC PORT, A ; RESET ZFDC FLOPPY DISK CONTROLLER (If Present)
           A ;SET INTERUPT TO PAGE 0H (Z80PORT+1),A ;KILL THE INTERSYSTEMS Z80 CPU BOARD INT CONTROLLER (If present)
      XOR
      OUT
      LD
           I,A
      LD
            A,OH
                            ; SETUP MEMORY MANAGEMENT TO OVERLAP WITH
      OUT (Z80PORT+2),A ;CURRENT RAM in 64K Space
      LD A,04H
      OUT (Z80PORT+3), A
```

```
LD
             A,11000000B
                                  ; FLAG PROGRESS VISUALLY FOR DIAGNOSTIC (2 LED's off)
      OUT
            (DIAG LEDS),A
ZAXXLE:
                    SP, AHEAD-4
                                         ; SETUP A FAKE STACK
      JΡ
             MEMSZ1
                                  ; RETURNS WITH TOP OF RAM IN [HL]
      DW
             AHEAD
                                  ; Ret will pick up this address
             SP,HL
                                  ;[HL] CONTAINS TOP OF RAM - WORKAREA
AHEAD: LD
      PUSH
             _{
m HL}
      POP
             ΙX
                                  ;Store stack pointer for below in [IX]
      LD
             A,11100000B
                                  ;FLAG PROGRESS (Have a Stack with 3 LED's off)
      OUT
             (DIAG LEDS),A
      LD
             HL,MSG0
                                         ; Have a Stack, so we can use CALL
             ZPMSG$
      CALL
                                  ;Initilize the Zilog 8530 & 8255 on the S100Computers I/O Board
      CALL
             INIT S100 IO
      LD
             A,11110000B
                                  ;FLAG PROGRESS (I/O board initilized, 4 LED's Off)
      OUT
             (DIAG LEDS),A
      CALL
            TIME
                                  ; PRINT TIME ON CRT , then CRLF
      LD
             HL, SP MSG
                                  ;Print Current Stack Location
             ZPMSG$
      CALL
      PUSH
             IX
                                  ;SP is stored from above in [IX]
      POP
             _{\rm HL}
      CALL
             HLSP
                                  ;Print HL/SP
      CALL
             CRLF
                                  :Then CRLF
      CALL
             CSTS
                                  ; CHECK IF GARBAGE AT KEYBOARD
                                 ; If so flush it
      CALL
            NZ,CI
      IN
             A, (IOBYTE)
                                 ;Do we directly boot up the 8086/80286
      AND
             00001000B
      CALL Z,UP8086
                                  ;Setup FAR JMP to 500H in RAM for 8086/80286 on reset if bit is 1
             A,11111000B
                                  ;FLAG PROGRESS (Ready to go, 5 LED's off)
      LD
      OUT
             (DIAG LEDS), A
      LD
             HL, CR SMSG
                                  ;lets V-Stamp chip get baud rate
      CALL
             SPEAK$
      CALL
             INITILIZE IDE BOARD ; initilize first IDE drive (if present)
      LD
             A,11111100B
                                  ;FLAG PROGRESS (Initilization done, 6 LED's off)
      OUT
             (DIAG LEDS),A
```

<sup>;----</sup>THIS IS THE START ON THE MAIN MONITOR LOOP------

```
START: LD
             DE, START
      PUSH
             DΕ
                                  ;EXTRA UNBALANCED POP & [DE] WOULD END UP IN [PC]
      CALL
             CRLF
      LD
             C, BELL
                                  ; A BELL HERE WILL SIGNAL WHEN JOBS ARE DONE
      CALL CO
      LD
             C,'-'
      CALL
             CO
      LD
             C,'>'
      CALL
             CO
STARO: CALL
             TΙ
                                  ; Main loop. Monitor will stay here until cmd.
      AND
             7FH
       JR
             Z,STARO
      SUB
             '@'
                                  ; Commands @ to Z only
      RET
             Μ
      CP
             1BH
                                  ;A-Z only
             NC
      RET
      ADD
             A,A
      LD
             HL, TBL
      ADD
             A,L
      LD
             L,A
      LD
             A, (HL)
      INC
             _{\rm HL}
      LD
             H, (HL)
      LD
             L,A
             C,02H
      LD
       JΡ
              (HL)
                                  ; JUMP TO COMMAND TABLE
;---- GO CARRY OUT COMMAND AND POP BACK TO START-----
; NOTE STRING IS HERE IN CASE A 2716 IS USED BY MISTAKE (Monitor will at least signon)
MSG0: DB SCROLL, QUIT, NO ENHANCEMENT, FAST, BELL, CR, LF, LF
       DB 'Z80 ROM MONITOR V4.57 (John Monahan, 6/3/2011) $'
SMSG: DB 'HELLOW JOHN THE Z 80 ROM MONITOR VERSION 4.57 IS NOW RESIDENT $'
; SEND MESSAGE TO CONSOL MESSAGE IN [HL], LENGTH IN [B]
TOM:
      LD
             C, (HL)
      INC
             HL
      CALL
             CO
      DJNZ
             TOM
      RET
TOMM: LD
             A, (HL)
                                ; A ROUTINE TO PRINT OUT A STRING @ [HL]
      INC
             _{\rm HL}
                                  ;UP TO THE FIRST '$'.
       CP
             151
      RET
              Ζ
      LD
             C,A
       CALL
             CO
```

```
JR
         TOMM
; ABORT IF ESC AT CONSOL, PAUSE IF ^S AT CONSOL
CCHK: CALL CSTS
                            ; FIRST IS THERE ANYTHING THERE
     RET
            Z
     CALL CI
     CP 'S'-40H
     JR NZ, CCHK1
CCHK2: CALL CSTS
                            ; WAIT HERE UNTIL ANOTHER INPUT IS GIVEN
     JR Z, CCHK2
CCHK1: CP
           ESC
     RET NZ
                           ; RETURN EXECPT IF ESC
; RESTORE SYSTEM AFTER ERROR
ERROR: CALL MEMSIZ
                            ;GET RAM AVAILABLE - WORKSPACE IN [HL]
     LD SP, HL
                            ;SET STACK UP IN WORKSPACE AREA
     LD C,'*'
     CALL CO
      JΡ
           START
; PRINT HIGHEST MEMORY FROM BOTTOM
SIZE:
     CALL MEMSIZ ; RETURNS WITH [HL] = RAM AVAILABLE-WORKSPACE
LFADR: CALL CRLF
; PRINT [HL] AND A SPACE
HLSP: PUSH HL
     PUSH BC
     CALL LADR
     LD C, SPACE
     CALL CO
          BC
     POP
     POP
           _{
m HL}
     RET
; PRINT A SPACE
SF488: LD C, SPACE
     JP CO
; CONVERT HEX TO ASCII
CONV: AND
            OFH
```

ADD

DAA ADC A,90H

A,40H

```
DAA
      LD
             C,A
      RET
;GET TWO PARAMETERS AND PUT THEM IN [HL] & [DE] THEN CRLF
EXLF: CALL
             HEXSP
       POP
              DE
       POP
             _{\rm HL}
; SEND TO CONSOL CR/LF
CRLF: PUSH
             ВC
      LD
             C, LF
      CALL CO
      LD
             C,CR
      CALL
             CO
      POP
              ВC
      RET
; PUT THREE PARAMETERS IN [BC] [DE] [HL] THEN CR/LF
EXPR3: INC
             С
                                  ;ALREADY HAD [C]=2 FROM START
      CALL
             HEXSP
      CALL
             CRLF
      POP
             BC
       POP
              DE
      POP
              _{\rm HL}
      RET
;GET ONE PARAMETER
EXPR1: LD
             С,01Н
HEXSP: LD
             HL,0000
EX0:
      CALL
             ΤI
EX1:
      LD
             B,A
       CALL
             NIBBLE
       JR
             C,EX2X
      ADD
             HL, HL
      ADD
             HL,HL
      ADD
             HL,HL
      ADD
             HL, HL
      OR
             L
      LD
             L,A
       JR
             EX0
EX2X: EX
              (SP),HL
       PUSH
             _{\rm HL}
      LD
             A,B
       CALL
             QCHK
       JR
             NC,SF560
```

```
DEC
             С
      RET
             Z
SF560: JP
             NZ, ERROR
      DEC
             С
      JR
             NZ, HEXSP
      RET
EXF:
      LD
             C,01H
      LD
             HL,0000H
       JR
             EX1
; RANGE TEST ROUTINE CARRY SET = RANGE EXCEEDED
HILOX: CALL
             CCHK
      CALL
             HILO
      RET
             NC
      POP
                                  ; DROP ONE LEVEL BACK TO START
      RET
HILO: INC
             _{\rm HL}
                                  ; RANGE CHECK SET CARRY IF [DE] = [HL]
      LD
             A,H
      OR
             L
      SCF
      RET
             Ζ
      LD
             A,E
      SUB
            L
      LD
             A,D
      SBC
             A,H
      RET
; PRINT [HL] ON CONSOL
LADR: LD
             A,H
      CALL LBYTE
      LD
             A,L
LBYTE: PUSH AF
      RRCA
      RRCA
      RRCA
      RRCA
      CALL
            SF598
      POP
             AF
SF598: CALL
            CONV
      JΡ
             CO
;THIS IS A CALLED ROUTINE USED TO CALCULATE TOP OF RAM IS USED BY
;THE ERROR TO RESET THE STACK. Returns top of RAM in [HL]
MEMSIZ:
             PUSH BC
                                         ;SAVE [BC]
MEMSZ1:
             LD
                    HL,OFFFFH
                                         ;START FROM THE TOP DOWN
MEMSZ2:
             LD
                    A, (HL)
      CPL
```

```
LD
             (HL),A
      CP
             (HL)
      CPL
                                 ; PUT BACK WHAT WAS THERE
      LD
             (HL),A
      JΡ
             Z,GOTTOP
      DEC
             Н
                                 ;TRY 100H BYTES LOWER
      JR
             MEMSZ2
                                 ; KEEP LOOKING FOR RAM
GOTTOP:
             POP
                   BC
                                        ; RESTORE [BC]
      RET
NIBBLE:
             SUB
                    30H
      RET
             С
      CP
             17H
      CCF
      RET
             С
      CP
             LF
      CCF
      RET
             NC
      SUB
             07H
      CP
             LF
      RET
             C,'-'
COPCK: LD
      CALL CO
PCHK: CALL
           TΙ
;TEST FOR DELIMITERS
QCHK: CP
             SPACE
      RET
             Z
      CP
      RET
             Z
      CP
             CR
      SCF
      RET
             Z
      CCF
      RET
; KEYBOARD HANDELING ROUTINE (WILL NOT ECHO CR/LF)
;IT CONVERTS LOWER CASE TO UPPER CASE FOR LOOKUP COMMANDS
;ALSO ^C WILL FORCE A JUMP TO BOOT IN CP/M
; ALL OTHERE CHARACTERS ARE ECHOED ON CONSOL
TI:
      CALL CI
      CP
             CR
      RET
             'C'-40H
      CP
                                        ; ^C TO BOOT IN CP/M
      JΡ
             Z, FBOOT
      PUSH BC
```

```
LD
            C,A
      CALL
            CO
      LD
            A,C
      POP
            ВC
      CP
            40H
                               ;LC->UC
      RET
            С
      CP
            7вн
      RET
            NC
SF754: AND
            5FH
      RET
BITS1: PUSH
                               ; DISPLAY 8 BITS OF [A]
      PUSH
            ВC
      LD
            E,A
      CALL
            BITS
      POP
            ВC
      POP
            DE
      RET
BITS: LD
            B,08H
                               ; DISPLAY 8 BITS OF [E]
      CALL
            SF488
SF76E: SLA
            Ε
      LD
            A,18H
      ADC
            A,A
      LD
            C,A
      CALL
            CO
      DJNZ
            SF76E
      RET
CO:
            A, (IOBYTE)
      ΙN
                               ; NOTE CHARACTER IS IN [C]
      BIT
            0,A
                               ; CHECK IF OUTPUT TO LIST IS ALSO REQ
      JΡ
            Z,LOX
SDCONO:
            IN
                  A, (CONSOL STATUS) ;SD SYSTEMS VIDIO BOARD PORT
      AND
            4 H
      JR
            Z, SDCONO
      LD
            A,C
      CP
            07H
                               ; IS IT A BELL
      JR
            Z,BELL1
      CP
            0Н
                               ;SD BOARD CANNOT TAKE A NULL!
      RET
            Ζ
      OUT
            (CONSOL OUT),A
      IN
            A, (IOBYTE)
      BIT
            5,A
                               ; SEE IF SERIAL PORT OUTPUT IS REQ
      JR
            NZ,SDCON5
                               ; MAKE SURE TO RETURN CHARACTER SENT IN [A]
      CALL
            SERIAL OUT
                               ; Send data in [C] to Serial Port
SDCON5:
            LD
                  A,C
      RET
                               ; RETURN CHARACTER SENT IN [A]
```

```
LOX: CALL
           SDCONO
                            ;OUTPUT TO BOTH PRINTER & CONSOLE
     CALL
           LO
     RET
BELL1: LD
           A,06H
                            ; SEND A BELL
     OUT
          (CONSOL OUT),A
     LD
           A,OFH
     CALL DELAY
     LD
           A,07H
     OUT
          (CONSOL OUT),A
     JR
           SDCON5
DELAY: DEC
           Α
                            ;GENERAL COUNT DOWN TIME DELAY
     RET
                            ; LENGTH SET IN [A]
     PUSH AF
           A,05H
     LD
MORE: DEC
           Α
     PUSH AF
     XOR
          Α
MORE2: DEC
          A
     JR
          NZ, MORE2
     POP
          AF
     JR
          NZ, MORE
     POP
          AF
     JR
           DELAY
CSTS: IN
           A, (CONSOL STATUS)
     AND
           02H
     JΡ
           Z, TRYSER
                            ; See if input from Serial Port is req
     XOR
          A
     DEC
                            ; RETURN WITH OFFH IN [A] IF SOMETHING
           Α
     RET
TRYSER:
           IN
               A, (IOBYTE)
     BIT
           5,A
                            ; SEE IF SERIAL PORT INPUT IS REQ
           Z, SERIAL STAT
     JΡ
                            ; Check if anything at Modem IN status routine
     XOR
                            ; IF IOBYTE bit 1 then skip modem input
           Α
     RET
                            ; RETURN WITH 0 IN A IF NOTHING THERE
CI:
     ΙN
           A, (CONSOL STATUS) ; NEED CONSTAT TO CLEAN UP SHIFT KEYS ETC
     AND
           02H
     JR
           Z, CHKSERIAL
     ΙN
           A, (CONSOL IN)
     AND
           7FH
```

```
RET
CHKSERIAL:
      ΙN
            A, (IOBYTE)
      BIT
            5,A
                               ; SEE IF SERIAL PORT INPUT IS REQ
      JR
            NZ,CI
                               ; NO, then do normal CI
      CALL SERIAL STAT
                              ; See if anything at Modem input
      JΡ
            Z,CI
      JΡ
            SERIAL IN
;>>>>>>> MAIN PRINTER OUTPUT ROUTINE <<<<<<<
            B, OFFH
LO:
      LD
LO2:
     CALL LSTAT
      JR
            NZ,LO1
      DJNZ LO2
      XOR
            Α
      _{
m LD}
            A,C
      RET
                               ; RET Z if Printer problem (Not switched on)
LO1: LD
            A,OFFH
                               ;Setup strobe high to low then high
      OUT
           (PRINTER STROBE),A
      LD
            A,C
      OUT
            (PRINTER OUT),A
                                     ;Now Data
      XOR
                               ;STROBE FOR CENTRONICS
            Α
      OUT
            (PRINTER STROBE), A
      LD
            A,OFFH
                               ; Raise strobe again
      OUT
            (PRINTER STROBE),A
      OR
            A,A
      RET
                               ; Ret NZ if OK
FLUSH: LD
            C,FF
                               ; Send a Form Feed to laserJet Printer
      CALL LO
                               ; This forces a partial page to be printed
      RET
;>>>>>>> PRINTER STATUS ROUTINE <<<<<<<<
LSTAT: IN
            A, (PRINTER STATUS)
            00001111B
                               ;XXXX0110 IS READY (BIT 3=PAPER BIT 2=FAULT
      AND
      CP
            00000110B
                               ;BIT 1=SELECT BIT 0=BUSY
      JR
            Z,LSTAT1
      XOR
            Α
      RET
LSTAT1:
            XOR
                 Α
                                    ; PUT OFFH IN [A] IF READY & NO ZERO FLAG
      DEC
            Α
      RET
;----- BOOT UP CPM FROM HARD DISK ON S100COMPUTERS IDR BOARD ------
```

;BOOT UP THE 8255/IDE Board HARD DISK/Flash Memory Card

## ; NOTE CODE IS ALL HERE IN CASE A 2716 IS USED

```
HBOOTCPM:
      POP
                                  ;CLEAN UP STACK
      LD
             HL, SPEAKCPM MSG
                                         ; Announce on speaker
      CALL
             SPEAK$
             INITILIZE IDE BOARD ; Initilze the 8255 and drive (again just in case)
      CALL
      LD
             D,11100000B
                                  ;Data for IDE SDH reg (512bytes, LBA mode, single drive)
      LD
             E, REGshd
                                  ;00001110,(0EH) CS0,A2,A1,
      CALL IDEwr8D
                                         ;Write byte to select the MASTER device
                                  ; Delay time to allow a Hard Disk to get up to speed
      LD
             B, OFFH
WaitInit:
      T<sub>1</sub>D
             E, REGstatus
                                  ;Get status after initilization
      CALL
            IDErd8D
                                         ; Check Status (info in [D])
      BIT
             7,D
      JR
             Z, SECREAD
                                  ; Zero, so all is OK to write to drive
                                  ; Delay to allow drive to get up to speed
      PUSH BC
             BC, OFFFFH
      LD
DXLAY2:
             LD
                    D, 2
                                         ; May need to adjust delay time to allow cold drive to
DXLAY1:
             DEC
                    D
                                         ; to speed
             NZ, DXLAY1
      JR
      DEC
             ВC
      LD
             A,C
      OR
      JR
             NZ, DXLAY2
      POP
      DJNZ WaitInit
                                  ; If after OFFH, OFEH, OFDH... O, then drive initilization problem
IDError:
             HL, DRIVE NR ERR
      LD
                                         ;Drive not ready
      JΡ
             ABORT ERR MSG
SECREAD:
                                  ; Note CPMLDR will ALWAYS be on TRK 0, SEC 1, Head 0
      LD
             A,11111111B
                                  ;FLAG PROGRESS VISUALLY FOR DIAGNOSTIC
      OUT
              (DIAG LEDS), A
      CALL
             IDEwaitnotbusy
                                         ; Make sure drive is ready
      JR
             C, IDError
                                  ;NC if ready
                                  ;Load track 0, sec 1, head 0
      LD
             D, 1
      LD
             E, REGsector
                                  ;Send info to drive
      CALL IDEwr8D
      LD
             D, 0
                                  ; Send Low TRK#
      LD
             E, REGCyLSB
      CALL IDEwr8D
```

```
LD
              D, 0
                                   ;Send High TRK#
       LD
              E, REGCyMSB
       CALL
            IDEwr8D
       LD
              D, SEC COUNT
                                   ;Count of CPM sectors we wish to read
       LD
              E, REGcnt
       CALL
            IDEwr8D
       LD
              D, CMDread
                                   ;Send read CMD
       LD
              E, REGCMD
       CALL
            IDEwr8D
                                          ; Send sec read CMD to drive.
       CALL
             IDEwdrq
                                          ; Wait until it's got the data
                                          ; DMA address where the CPMLDR resides in RAM
      LD
              HL, CPM ADDRESS
      LD
              B, 0
                                   ;256X2 bytes
      LD
              C, SEC COUNT
                                   ;Count of sectors X 512
MoreRD16:
             A, REGdata
                                   ; REG regsiter address
      LD
       OUT
              (IDECport), A
       OR
              IDErdline
                                   ;08H+40H, Pulse RD line
       OUT
             (IDECport), A
       ΙN
             A, (IDEAport)
                                   ; read the LOWER byte
      LD
             (HL),A
      INC
             _{\rm HL}
       ΙN
             A, (IDEBport)
                                   ; read the UPPER byte
      LD
              (HL), A
       INC
              _{\rm HL}
      LD
             A, REGdata
                                   ;Deassert RD line
       OUT
             (IDECport),A
       DJNZ
             MoreRD16
       DEC
       JR
             NZ, MoreRD16
       LD
              E, REGstatus
                                   ;Check the R/W status when done
       CALL
            IDErd8D
       BIT
              0,D
       JR
              NZ, IDEerr1
                                   ; Z if no errors
      LD
             HL, STARTCPM
      LD
             A, (HL)
       CP
                                   ; EXPECT TO HAVE 31H @80H IE. LD SP,80H
              31H
       JΡ
              Z,STARTCPM
                                   ; AS THE FIRST INSTRUCTION. IF OK JP to 100H in RAM
       JΡ
              ERR LD1
                                          ;Boot Sector Data incorrect
IDEerr1:
      LD
              HL, IDE RW ERROR
                                          ;Drive R/W Error
       JΡ
             ABORT ERR MSG
```

```
---- SUPPORT ROUTINES -----
INITILIZE IDE BOARD:
                                         ;Drive Select in [A]. Note leaves selected drive as [A]
      LD
             A, RDcfq8255
                                  ; Config 8255 chip (10010010B), read mode on return
      OUT
              (IDECtrl), A
                                  ; Config 8255 chip, READ mode
                                  ; Hard reset the disk drive
                                  ; For some reason some CF cards need to the RESET line
                                  ; pulsed very carefully. You may need to play around
      LD
             A, IDEreset
                                  ; with the pulse length. Symptoms are: incorrect data comming
      OUT
              (IDECport), A
                                  ; back from a sector read (often due to the wrong sector being read)
                                  ; I have a (negative) pulse of 60 uSec. (10Mz Z80, two IO wait states).
      LD
                                  ;~60 uS seems to work for the 5 different CF cards I have
             C, IDE Reset Delay
ResetDelay:
      DEC
      JΡ
             NZ, ResetDelay
                                  ; Delay (reset pulse width)
      XOR
      OUT
              (IDECport),A
                                  ; No IDE control lines asserted (just bit 7 of port C)
      CALL
                                  ; Need to delay a little before checking busy status
             DELAY 15
IDEwaitnotbusy:
                                         ;Drive READY if 01000000
      LD
             B, OFFH
      T<sub>1</sub>D
             С,080Н
                                  ;Delay, must be above 80H for 4MHz Z80. Leave longer for slower drives
MoreWait:
                                  ; Wait for RDY bit to be set
      T.D
             E, REGstatus
      CALL
            IDErd8D
      T.D
             A,D
      AND
             11000000B
             01000000B
      XOR
      JR
             Z, DoneNotbusy
      DJNZ MoreWait
      DEC
      JR
             NZ, MoreWait
      SCF
                                  ;Set carry to indicate an error
      RET
DoneNotBusy:
                                  ;Clear carry it indicate no error
      OR
             Α
      RET
                                  ; Wait for the drive to be ready to transfer data.
IDEwdrq:
                                  ; Returns the drive's status in Acc
      LD
             B, OFFH
      LD
             C, OFFH
                                  ; Delay, must be above 80H for 4MHz Z80. Leave longer for slower drives
MoreDRO:
      LD
             E, REGstatus
                                  ; wait for DRQ bit to be set
      CALL
            TDErd8D
```

```
LD
             A,D
             10001000B
      AND
      CP
             00001000B
      JR
             Z, DoneDRQ
      DJNZ
            MoreDRO
      DEC
             NZ, MoreDRQ
      JR
      SCF
                                  ;Set carry to indicate error
      RET
DoneDRO:
      OR
             Α
                                  ;Clear carry
      RET
; Low Level 8 bit R/W to the drive controller. These are the routines that talk
; directly to the drive controller registers, via the 8255 chip.
; Note the 16 bit I/O to the drive (which is only for SEC Read here) is done directly
; in the routine MoreRD16 for speed reasons.
IDErd8D:
                                  ; READ 8 bits from IDE register in [E], return info in [D]
      LD
             A,E
      OUT
             (IDECport),A
                                  ;drive address onto control lines
      OR
             IDErdline
                                  ;RD pulse pin (40H)
      OUT
             (IDECport), A
                                  ;assert read pin
      ΙN
             A, (IDEAport)
                                  ;return with data in [D]
      LD
             D,A
      LD
             A,E
                                  ; <---Ken Robbins suggestion
      OUT
             (IDECport),A
                                  ;Deassert RD pin
      XOR
             Α
      OUT
             (IDECport), A
                                  ; Zero all port C lines
      RET
IDEwr8D:
                                  ;WRITE Data in [D] to IDE register in [E]
      LD
             A, WRcfg8255
                                  ;Set 8255 to write mode
      OUT
             (IDECtrl), A
      LD
             A,D
                                  ;Get data put it in 8255 A port
      OUT
             (IDEAport), A
      LD
             A,E
                                  ; select IDE register
      OUT
             (IDECport),A
      OR
             IDEwrline
                                  ;lower WR line
      OUT
             (IDECport), A
```

```
LD
            A,E
                             ;<-- Kens Robbins suggestion, raise WR line
      OUT
            (IDECport),A
      XOR
                              ;Deselect all lines including WR line
      OUT
            (IDECport),A
      LD
            A, RDcfg8255
                           ;Config 8255 chip, read mode on return
      OUT
            (IDECtrl),A
      RET
; MEMORY MAP PROGRAM CF.DR.DOBBS VOL 31 P40.
;IT WILL SHOW ON CONSOL TOTAL MEMORY SUMMARY OF RAM, PROM, AND NO MEMORY
MEMMAP:
      CALL ZCRLF
      LD
          HL,0
      LD
          В,1
MAP1: LD
          E,'R'
                             ; PRINT R FOR RAM
      LD
           A, (HL)
      CPL
      LD
            (HL),A
      CP
            (HL)
      CPL
      LD
           (HL),A
           NZ,MAP2
      JR
      CP
           (HL)
      JR
           Z, PRINT
MAP2: LD
          E,'p'
MAP3: LD
           A,OFFH
      CP
           (HL)
           NZ, PRINT
      JR
      INC
           L
      XOR
           Α
      CP
            L
      JR
          NZ,MAP3
      LD
          E,'.'
PRINT: LD
           L,0
      DEC
      JR
           NZ, NLINE
            B,16
      LD
      CALL ZCRLF
      CALL HXOT4
NLINE: LD
            A, SPACE
      CALL OTA
      LD
            A,E
      CALL OTA
      INC
            Η
```

JR

NZ,MAP1

```
CALL
             ZCRLF
      CALL
             ZCRLF
       JΡ
             ZSTART
;16 HEX OUTPUT ROUTINE
HXOT4: LD
             C,H
      CALL HXO2
      LD
             C,L
HXO2: LD
             A,C
      RRA
      RRA
      RRA
      RRA
      CALL
             нхоз
      LD
             A,C
HXO3: AND
             OFH
      CP
             10
       JR
             C, HADJ
      ADD
             A,7
HADJ: ADD
             А,30Н
OTA:
      PUSH
             ВС
      LD
             C,A
      CALL
             ZCO
                                  ; SEND TO CONSOL
      POP
             ВC
      RET
; DISPLAY MEMORY IN HEX
DISP: CALL
             EXLF
                                  ;GET PARAMETERS IN [HL], [DE]
      LD
             A,L
                                  ; ROUND OFF ADDRESSES TO XX00H
      AND
             OFOH
      LD
             L,A
      LD
             A,E
                                  ; FINAL ADDRESS LOWER HALF
      AND
             OFOH
      ADD
             A,10H
                                  ; FINISH TO END OF LINE
SF172: CALL
             LFADR
SF175: CALL
             BLANK
      LD
             A, (HL)
      CALL
             ZLBYTE
      CALL
             HILOX
      LD
             A,L
      AND
             OFH
      JR
             NZ,SF175
      LD
             C,TAB
                                  ; INSERT A TAB BETWEEN DATA
      CALL
             ZCO
      LD
             В,4Н
                                  ;ALSO 4 SPACES
TA11: LD
             C,SPACE
       CALL
             ZCO
       DJNZ
             TA11
```

```
LD
              B,16
                                   ; NOW PRINT ASCII (16 CHARACTERS)
       PUSH
              DE
                                   ;TEMPORLY SAVE [DE]
              DE,0010H
       LD
       SBC
              HL, DE
       POP
              DE
T11:
      LD
              A, (HL)
       AND
              7FH
       CP
              1 1
                                   ; FILTER OUT CONTROL CHARACTERS'
              NC, T33
       JR
T22: LD
              A,'.'
T33:
      CP
              07CH
       JR
              NC, T22
       LD
              C,A
                                   ; SET UP TO SEND
       CALL ZCO
       INC
              _{
m HL}
       DJNZ
              T11
                                   ; REPEAT FOR WHOLE LINE
       JR
              SF172
              C,''
BLANK: LD
       JΡ
              ZCO
; INSPECT AND / OR MODIFY MEMORY
SUBS: LD
              C, 1
       CALL
            ZHEXSP
       POP
              _{\rm HL}
SF2E3: LD
              A, (HL)
       CALL ZLBYTE
       LD
              C,'-'
       CALL ZCO
       CALL
             ZPCHK
       RET
              С
       JR
              Z,SF2FC
       CP
              5FH
       JR
              Z,SF305
       PUSH
            _{
m HL}
       CALL
              EXF
       POP
              DE
       POP
              _{\rm HL}
       LD
              (HL),E
       LD
              A,B
       CP
              CR
       RET
              Ζ
SF2FC: INC
              _{\rm HL}
SF2FD: LD
              A,L
       AND
              07H
       CALL
             Z, LFADR
       JR
              SF2E3
SF305: DEC
              _{\rm HL}
       JR
              SF2FD
```

## ;FILL A BLOCK OF MEMORY WITH A VALUE FILL: CALL EXPR3 SF1A5: LD (HL),C CALL HILOX JR NC, SF1A5 POP DE JΡ ZSTART ;GO TO A RAM LOCATION GOTO: LD C,1 ; SIMPLE GOTO FIRST GET PARMS. CALL HEXSP CALL CRLF POP $_{\rm HL}$ ;GET PARAMETER PUSHED BY EXF JΡ (HL) ; GET OR OUTPUT TO A PORT QUERY: CALL ZPCHK CP '0' ;OUTPUT TO PORT JR Z,SF77A CP 'Ι' ; INPUT FROM PORT JΡ Z,QQQ1 LD C,'\*' JΡ ZCO ; WILL ABORT IF NOT 'I' OR 'O' QQQ1: LD C,1 CALL ZHEXSP POP ВC ΙN A, (C) JΡ ZBITS SF77A: CALL ZHEXSP POP DE POP ВC OUT (C),E RET ; MEMORY TEST RAMTEST: CALL EXLF SF200: LD A, (HL) LD B,A CPL LD (HL), A XOR (HL) JR Z,SF215 PUSH DE

```
LD
            D,B
      LD
            E,A
                              ;TEMP STORE BITS
      CALL ZHLSP
      CALL BLANK
      LD
            A,E
      CALL ZBITS
      CALL
           ZCRLF
      LD
            B,D
            DE
      POP
SF215: LD
            (HL),B
      CALL HILOX
      JR
            SF200
; MOVE A BLOCK OF MEMORY TO ANOTHER LOCATION
MOVE: CALL EXPR3
SF21E: LD
            A, (HL)
      LD
             (BC),A
      INC
            ВC
      CALL HILOX
             SF21E
      JR
; VERIFY ONE BLOCK OF MEMORY WITH ANOTHER
VERIFY:
            CALL EXPR3
VERIO: LD
            A, (BC)
      CP
            (HL)
      JR
            Z,SF78E
      PUSH BC
      CALL
           CERR
             ВС
      POP
SF78E: INC
            ВС
      CALL
           HILOX
      JR
            VERIO
      RET
CERR: LD
            B,A
      CALL ZHLSP
      LD
            A, (HL)
      CALL ZLBYTE
           BLANK
      CALL
      LD
            A,B
      CALL ZLBYTE
      JΡ
            ZCRLF
ECHO: CALL
           CI
                                ; Routeen to check keyboard etc.
      CP
            'C'-40H
                                       ;Loop until ^C
      RET
             Ζ
      CP
            'Z'-40H
      RET
```

```
JR
             ECHO
; Display Extended memory map for 1MG RAM using IA-2 Z80 Board window registers
XMEMMAP:
      LD
             HL,MSG17
                                  ;Get segment (0-F)
      CALL
             ZPMSG$
      LD
             C,1
      CALL
             ZHEXSP
                                  ;Get 2 or 4 hex digits (count in C).
      POP
             _{\rm HL}
      LD
             A,L
                                  ;Get single byte value
      AND
             OFH
      EXX
      LD
             D,A
                                  ;Store in D' for 000X:YYYY display below
      SLA
             Α
      SLA
             Α
      SLA
             Α
      SLA
             Α
      OUT
             (Z80PORT+2),A
                                  ;Re-map to first 16K in segment:64K Space
      LD
             E,A
                                  ;store shifted nibble in E'
      LD
             HL,0
                                  ; Will store 0-FFFF for total RAM display (not actual access)
      EXX
      LD
             D, 0
                                  ;Total display line count (256 characters, 16lines X 16 characters)
      CALL
             ZCRLF
             HL,0
      LD
      LD
             В,1
XMAP1: LD
             A,H
      AND
             00111111B
                                  ;Wrap 16K window
      LD
             H,A
      LD
             E, 'R'
                                  ; PRINT R FOR RAM
      LD
             A, (HL)
      CPL
      LD
              (HL),A
      CP
              (HL)
      CPL
      LD
              (HL), A
                                  ; Save it back
       JR
             NZ,XMAP2
      CP
             (HL)
       JR
             Z, XPRINT
XMAP2: LD
             E, 'p'
XMAP3: LD
             A,OFFH
      CP
             (HL)
             NZ, XPRINT
       JR
      INC
             L
      XOR
             Α
       CP
             L
```

LD

CALL

C,A

CO

```
JR
             NZ,XMAP3
      LD
              E,'.'
XPRINT:
             LD
                    L,0
       DEC
              В
       JR
             NZ, XNLINE
      LD
              B,16
             ZCRLF
       CALL
             SET WINDOW
       CALL
      LD
             A, SPACE
       JR
              XN11
XNLINE:
              LD
                    A, SPACE
       CALL
             OTA
              A,E
       LD
             OTA
XN11: CALL
       INC
       INC
              D
                                   ;Are we done yet
       JR
             NZ,XMAP1
             ZCRLF
       CALL
       XOR
             Α
       OUT
              (Z80PORT+2),A
                                   ;Set RAM window back to the way it was
       JΡ
              ZSTART
SET WINDOW:
                                   ;Setup the unique IA-II Z80 board window to address > 64k
       EXX
              C,D
      LD
                                   ;Print seg value
       CALL
             HXO2
              C, ':'
       LD
       CALL
             CO
       CALL
             HXOT4
                                   ;Print HL' (not origional HL)
      LD
             A,H
                                   ;get current H being displayed (Already pointed to first 16K window)
NOTWO: CP
              40H
             NZ, NOTW1
       JR
      LD
             A,E
      ADD
             A,04H
                                   ; Window for 4,5,6,7, set to H from above
       JR
              DOWIN
NOTW1: CP
              80H
             NZ, NOTW2
       JR
      LD
             A,E
      ADD
             A,08H
                                   ; Window for 8,9,A,B set to H from above
       JR
              DOWIN
NOTW2: CP
              0C0H
             NZ, NOTW3
                                   ; Must be values in between
       JR
      LD
              A,E
      ADD
             A, OCH
                                   ; Window for 4,5,6,7, set to H from above
DOWIN: OUT
              (Z80PORT+2),A
                                   ; Re-map to first 16K in segment: 64K Space
NOTW3: LD
             A,H
      ADD
             A,10H
      LD
              H,A
       EXX
                                   ;Get back normal register set
```

## RET

PUSH

 $_{\rm HL}$ 

```
;Place an 8086 a Far Jump at F000:FFF0H (FFFF0H) to 500H in RAM for the 8086/80286; If there is a ROM there nothing will change and the 8086 reset/boot will jump; from F000:FFF0 to the start or the ROM monitor at F000:FC00H. If however; no ROM is present the 8086 will find the RAM code below and jump to 500H in RAM; Whatever is at that location will then run - usually CPM86.
```

```
UP8086:
                                               ; Point to 8086 Reset location
               LD
                       A, OFCH
       OUT
               (Z80PORT+2),A
                                       ;Re-map to 0000H to FC000H
       LD
               HL,3FF0H
       LD
               (HL), OEAH
       INC
               _{\mathrm{HL}}
       LD
                (HL), OH
       INC
               _{\rm HL}
       LD
                (HL),05H
       INC
               _{\rm HL}
       LD
                (HL), OH
       INC
               _{\mathrm{HL}}
       LD
                (HL), OH
       INC
       LD
                (HL), OF4H
                                       ; Put an 8086 HLT here just in case
                                       ;Continously put "3" on Consol via port 01
       LD
                (HL), OBOH
       INC
               _{\rm HL}
                                       ;Basic test for 8086 on reset
       LD
                (HL),33H
       INC
               _{\rm HL}
       LD
                (HL),0E6H
       INC
               _{\rm HL}
       LD
                (HL),01H
       INC
               _{\rm HL}
                (HL), OEBH
       LD
       INC
               _{\mathrm{HL}}
       LD
                (HL), OFAH
       XOR
               Α
        OUT
                (Z80PORT+2), A
                                       ; Re-map back to OH
        JΡ
               PORTED
                                       ;Switch over control to the 8086
; GET SUM & DIFFERENCE OF TWO HEX NOS
MATH: LD
               HL, MSG9
        CALL
               ZPMSG$
       LD
               C,2
                                       ;2 PARAMETERS REQ
        CALL
               EXLF
                                       ;GET DATA IN [DE] & [HL]
        PUSH
               _{\rm HL}
                                       ; SAVE [HL] FOR LATER
        ADD
               HL, DE
```

; SAVE THIS [HL] ALSO

```
LD
              HL,MSG6
                                           ; 'SUM= '
       CALL
              ZPMSG$
       POP
              _{\rm HL}
                                   ; PUT SUM IN [HL]
       CALL
              ZHLSP
                                   ; PRINT [HL]
       POP
              _{\rm HL}
                                   ;GET BACK FIRST [HL]
       OR
              Α
                                   ; CLEAR CARRY
       SBC
                                   ;GET DIFFERENCE
              HL, DE
       PUSH
              _{\rm HL}
                                   ; SAVE IT
       LD
              HL, MSG7
                                           ; 'DIFFERENCE='
       CALL ZPMSG$
       POP
              _{\rm HL}
                                   ;GET BACK DIFFERENCE IN [HL]
       JΡ
              ZHLSP
                                   ; PRINT [HL]
; READ ASCII FROM MEMORY
TYPE: CALL
              EXLF
SF30B: CALL
              LFADR
              B,56
       LD
SF310: LD
              A, (HL)
      AND
              7FH
       CP
              SPACE
       JR
              NC, SF319
SF317: LD
              A,2EH
SF319: CP
              7CH
              NC, SF317
       JR
       LD
              C,A
       CALL
            ZCO
       CALL
             HILOX
       DJNZ
              SF310
       JR
              SF30B
       Display all active IO inputports in the system
INPORTS: CALL ZCRLF
              B, 0
                                   ; Now loop through all ports (0-FF)
       LD
       LD
              D,6
                                   ;Display 6 ports across
       LD
              E,OFFH
                                   ;Will contain port number
LOOPIO:
              LD
                     C,E
       LD
              A,E
       CP
              A,SW86
                                   ; Inputting here will switch out the Z80 to 8086/80286
       JR
              Z,SKIP
       CP
              A,SW286
                                           ;Also this one
       JR
              Z,SKIP
       ΙN
              A, (C)
                                   ; Remember [ZASMB does not work with this opcode, SLR is OK]
       CP
              A,OFFH
                                   ; No need for OFF's
       JR
              Z,SKIP
```

```
LD
             H,A
                                  ;store port data in H for below
                                  ; Need to print port # first
      LD
             A,E
      CALL LBYTE
                                  ;Print port number
      LD
             C,'-'
      CALL ZCO
      LD
             C,'>'
      CALL ZCO
                                  ;get back port data
      LD
             A,H
      CALL
           LBYTE
                                  ;print it
             C, TAB
      LD
      CALL
           ZCO
      DEC
                                  ;6 ports per line
      JR
             NZ,SKIP
      LD
             D,6
      CALL ZCRLF
SKIP: DEC
             Ε
                                  ; Next Port
      DJNZ
            LOOPIO
      CALL
             ZCRLF
      RET
;S100Computers Serial I/O Board Initilization
; Note both Zilog SCC serial ports (A & B) will be set to 19,200 Baud initially.
                                  ;First the 8255
INIT S100 IO:
      LD
             A, AinBout8255cfg
                                  ; A input, B output, C(bits 0-3) output, (bits 4-7) input
      OUT
                                  ;Config 8255 chip, Mode 0
             (PortCtrl 8255),A
                                  ;Then the SCC
      LD
             A, ACTL
                                  ;Program Channel A
      LD
             C,A
      LD
             B, OEH
                                  ;Byte count for OTIR below
      LD
             HL, SCCINIT
      OTIR
      LD
             A, BCTL
                                  ; Program Channel B
      LD
             C,A
      LD
             B, OEH
                                  ;Byte count for OTIR below
      LD
             HL, SCCINIT
      OTIR
      RET
      ALL SSC's are set for 19,200 BAUD
SCCINIT:
      DB
             04H
                                  ; Point to WR4
      DB
             44H
                                  ;X16 clock,1 Stop,NP
      DB
             03H
                                 ; Point to WR3
      DB
             OC1H
                                  ; Enable reciever, Auto Enable, Recieve 8 bits
      DB
             0E1H
                                  ; Enable reciever, No Auto Enable, Recieve 8 bits (for CTS bit)
```

```
05H
       DB
                                   ;Point to WR5
       DB
              0EAH
                                   ; Enable, Transmit 8 bits
                                   ; Set RTS, DTR, Enable
       DB
              0BH
                                   ; Point to WR11
                                   ; Recieve/transmit clock = BRG
       DB
              56H
       DB
              0CH
                                   ; Point to WR12
                                   ;Low Byte 2400 Baud
       DB
              40H
       DB
              1EH
                                   ;Low Byte 4800 Baud
       DB
              0EH
                                   ;Low Byte 9600 Baud
       DB
              06H
                                   ;Low byte 19,200 Baud <<<<<<
       DB
              02H
                                   ;Low byte 38,400 Baud
       DB
              00H
                                   ;Low byte 76,800 Baud
       DB
              0 DH
                                   ; Point to WR13
       DB
              00H
                                   ; High byte for Baud
       DB
              0EH
                                   ; Point to WR14
       DB
              01H
                                   ;Use 4.9152 MHz Clock. Note SD Systems uses a 2.4576 MHz clock, enable BRG
       DB
              0FH
                                   ; Point to WR15
       DB
              00H
                                   ; Generate Int with CTS going high
NOP
NOP
NOP
       ORG
              VERSA
                                   ;<---- THIS LOCATION MUST NOT BE CHANGED (F800H)
                                   ; My old CPM V1.4 systems are counting on it being here
       VERSAFLOPPY II DOS SYSTEM LINKAGES
                                                 (USED BY SDOS & 2.2 CP/M)
       These are residule JP's for old CPM BIOS'es. Only LOADER is now functional.
FBOOT: JP
              BOOT
                                   ; COLD START ENTRY
WBOOT: JP
              BIOS JP ERR
                                   ; WARM START ENTRY
CSE:
      JΡ
              ZCSTS
                                   ; CONSOLE STATUS
CIE:
      JΡ
              ZCI
                                   ; CONSOLE IN
COE:
      JΡ
              ZCO
                                   ; CONSOLE OUT
LIST: JP
              ZLO
                                   ; TO MONITOR FOR PRINTER
PUNCH: JP
              ZPOO
                                   ; TO MONITOR FOR PUNCH
READR: JP
              ZRI
                                   ; TO MONITOR FOR READER
                                                 ; MOVE TO TRACK 0
HME: JP
              BIOS JP ERR
                                   ; HOME
SDSKE: JP
              BIOS JP ERR
                                   ; SELDSK
S@TRKE:
              JΡ
                    BIOS JP ERR
                                          ; SET@TRK
              BIOS JP ERR
SSECE: JP
                                   ; SETSEC
SDMAE: JP
              BIOS JP ERR
                                   ; SETDMA
              BIOS JP ERR
RDE: JP
                                   ; READF
```

```
WRE: JP
            BIOS JP ERR
                             ;WRITEF
LISTS: JP
            LSTAT
                              ;LIST STATUS
                               ;SECTRAN FOR 2.2 SECTOR TRANSLATION TABLE
SECTR: JP
            BIOS JP ERR
DTYPE: JP
            BIOS JP ERR
                            ;UNITSL
                                            SET UP @UNIT BYTE (DISK DENSITY)
SVE: JP
            BIOS JP ERR
                              ; SAVER SAVE N RECORDS
LDE: JP
            LOADER
                               ; LOADER
                                            LOAD N SECTORS FROM TRACK 0 (& TRACK 1)
BIOS JP ERR:
      LD
            HL, BIOS ERR
                              ;"BIOS JMP longer implemented in ROM @ F800H."
      JΡ
            ABORT ERR MSG
;BOOT LOADS A SECTOR TO 80H AND THEN JUMPS TO 80H
; NOTE. Two FDC Boards are supported here:-
      VFDC BOOT Boots CPM from the Versafloppy-II disk controller board
      ZFDC BOOT Boots CPM from the ZFDC controller board
VBOOT: XOR
            A,A
                                ;0 = Flag as Boot from Versafloppy II FDC
      JR
            BOOT COLD
ZBOOT: XOR
            A,A
      DEC
                               ;OFFH = Flag as Boot from ZFDC FDC
BOOT COLD:
                          ;0 for VF, OFFH for ZFDC
      LD
            (@FDCTYPE),A
BOOT: LD
            A,11111111B
                              ;FLAG PROGRESS VISUALLY FOR DIAGNOSTIC
      OUT
            (DIAG LEDS),A
      LD
            HL, SPEAKCPM MSG
                                      ; Announce on speaker
      CALL SPEAK$
      XOR
           A
      LD
            (CDISK),A
                               ; MAKE CURRENT DISK A:
      LD
            (CIOBYTE), A
                               ;CLEANUP IOBYTE
                               ;8LOAD.Z80 (The first sector loader module) will count on this being OH
      LD
           (@UNIT),A
                               ; for the Versafloppy-II boots
           (ZERO L),A
                             ;These need to be zero's here for the CPM Loader/Versafloppy-II of my old
      LD
      LD
           (ZERO H),A
                               ; NON-BANKED CPM3 or CPM2.2 disks. Need to later find out why!
            HL,128
                               ;Assume 128 byte sectors for 8" disk
      LD
      LD
            (@SEC SIZE),HL
BOOTW1:
                   SP, @SSTACK
      LD
            A, (@FDCTYPE)
                               ; Are we using a Versafloppy II or ZFDC FDC board
      OR
            A,A
      JΡ
            NZ, ZFDC BOOT
```

VFDC BOOT:

```
LD
             HL, BOOT MSG0
                                 ;<<<<< BOOT FROM VERSAFLOPPY-II >>>>>>>>
      CALL ZPMSG$
                                 ; "Loading CPM from VF FDC"
             HL, VF MSG
      LD
      CALL ZPMSG$
      LD
             A,ODOH
                                 ; FORCE CHIP INTERUPT
      OUT
            (CMD),A
      LD
             A, STDSDT
                                 ; SETUP FOR SD
      LD
            (@COUNT),A
                                 ;STORE AS 26 SECTORS/TRACK
      LD
             A, OFEH
      OUT
             (SELECT), A
                                 ; Select Drive A: (Always)
      XOR
             Α
      LD
             (@TRK),A
      INC
             Α
      LD
             (@SCTR),A
      CALL READY CHK
                                 ;Critical to make sure chip is ready first!
      LD
             A, RSCMD
                                        ; RESTORE COMMAND (Note 3 Ms seek)
      OUT
             (CMD),A
      CALL READY CHK
                                 ;Critical to make sure chip is ready first!
      LD
             HL, COLD
      LD
            (@TADDR),HL
      CALL VF READ SECTOR
                                      ; Read the Boot Sector
BOOT SEC READ:
      JP
             NZ, ERR LD
BOOT SEC CHECK:
      LD
             HL, COLD
      LD
          A, (HL)
      CP
            31H
                                 ; EXPECT TO HAVE 31H @80H IE. LD SP,80H
      JΡ
             Z,COLD
                                 ; AS THE FIRST INSTRUCTION. IF OK JP 80H
      JΡ
             ERR LD1
                                       ;Boot Sector Data incorrect
VF READ SECTOR:
                                       ; READ SECTOR COMMAND
      LD
             в,3
                                 ;Will Try 3 times
READ1: PUSH BC
      CALL DRINIT
                                 ;Setup sector paramaters
      LD
            A,E
      CP
            A,80H
                                 ;128 or 512 byte sectors ?
      LD
             B,128
      DT
      LD
             A, RDCMD
      OUT
            (CMD),A
                                       ; Note wait states are now switched on
      JR
             M2
M2:
      JR
             MM2
```

```
MM2:
      JR
             Z,RD 128
      LD
             B, 0
                                  ;256X2
      INIR
                                  ;[C]-> [HL++],[B--]
RD 128:
             INIR
      ΕI
      CALL
            WAITF
                                  ;Wait states are now off
      IN
             A, (STATUS)
      AND
             A, SRMASK
                                  ;Check sector was read OK
      POP
             ВC
      RET
             Ζ
      DEC
             В
      JR
             NZ, READ1
      XOR
             A,A
      DEC
             Α
      RET
                                  ;Return NZ if failure after 3 reads
DRINIT:
             CALL SEEK
                                         ; DRIVE INITIALIZATION
      LD
             HL, (@TADDR)
                                  ;SETUP DMA ADDRESS AND BYTE COUNT
      LD
             A, (@SCTR)
      OUT
             (SECTOR), A
      LD
             DE, (@SEC SIZE)
                                         ;This will be 128 or 512 sectors
      LD
             C, DATA
                                  ;8067H in BC
SWEB: IN
             A, (SELECT)
                                  ; ENABLE WAIT STATES
      AND
             7FH
      OUT
              (SELECT), A
      RET
      SEEK TRACK
SEEK: LD
             A, (@TRK)
      LD
             C,A
      ΙN
             A, (TRACK)
      CP
             С
      RET
             Z
                                  ; IF SAME TRACK NO NEED TO SEEK
      LD
             A, (@TRK)
      OUT
            (DATA),A
      CALL READY CHK
                                  ;Critical to make sure chip is ready first!
                                  ; Send Seeek Command to WD1791
      LD
             A, FSKCMD
      OUT
             (CMD),A
      CALL
             DELAY 15
                                  ;Delay ~15ms
      CALL READY CHK
      ΙN
             A, (TRACK)
      LD
             C,A
      LD
             A, (@TRK)
      CP
             A,C
```

```
RET
             Z
      LD
             HL, SEEK ERROR MSG
       JΡ
             ABORT_ERR_MSG
READY CHK:
      LD
             BC,0
READY CHK1:
      IN
             A, (STATUS)
      AND
             A,1
      RET
             Z
      DEC
             ВС
      LD
             A,C
      OR
             A,B
       JΡ
             NZ, READY CHK1
                                  ;Wait until 1791/5 is ready
       JΡ
             WAIT3
WAITF: LD
             E,0
      PUSH BC
      LD
             C,2
WAIT2: IN
             A, (STATUS)
      AND
             1
       JR
             Z, DWAIT
      DJNZ
            WAIT2
      DEC
             Ε
       JR
             NZ,WAIT2
       DEC
             С
       JR
             NZ,WAIT2
       POP
             ВC
WAIT3: IN
             A, (SELECT)
                                  ; IF BY THIS TIME NOT READY FORCE
      OR
             80H
                                  ; A HARDWARE RESET
      OUT
            (RSET),A
      LD
             HL, VF HUNG
       JΡ
             ABORT ERR MSG
       DISABLE WAIT STATES
DWAIT: POP
             ВC
                                  ;TO BALANCE THE ABOVE PUSH IN WAIT
             IN
DDWAIT:
                    A, (SELECT)
      OR
             80H
      OUT
             (SELECT), A
      RET
DELAY_15:
                                  ;DELAY ~15 MS
      LD
             A,40
DELAY1:
             LD
                    B, 0
M0:
      DJNZ
             M0
       DEC
             Α
       JR
             NZ, DELAY1
       RET
```

```
DELAY 150:
                                ;DELAY ~150 MS
      LD
             C,10
DELAY320A:
      CALL
             DELAY 15
      DEC
       JΡ
             NZ, DELAY320A
      RET
LOADER:
             LD
                    A, (@FDCTYPE)
                                         ; Are we using a Versafloppy II or ZFDC FDC board
      OR
             A,A
       JΡ
             NZ,ZFDC LOADER
                                         ;Go to ZFDC Board Loader
      LOAD A NUMBER OF SECTORS
VF LOADER:
             VF READ SECTOR
      CALL
       JΡ
             NZ, ERR LD
      LD
             C,'.'
                                  ;Show progress
      CALL CO
      CALL
            INCP
       JR
             NZ, VF LOADER
      RET
      INC SECTOR AND TRACK
INCP: LD
             HL, (@TADDR)
      LD
             DE, (@SEC SIZE)
                                       ;128 or 512 byte sectors
INCP2: ADD
             HL,DE
      LD
             (@TADDR),HL
      LD
             HL,@NREC
      DEC
             (HL)
      RET
             Z
                                  ; Return when we have done all sectors (~51)
      LD
             HL,@SCTR
      INC
             (HL)
      LD
             A, (@COUNT)
                                  ; IS ONE TRACK DONE YET (Sec/track+1)
      INC
             Α
      CP
             (HL)
      RET
                                  ; IF FULL Z, THEN GO TO NEXT TRACK
      LD
             (HL), 1
                                  ;SET SECTOR COUNT BACK TO 1
      INC
                                  ; ASSUMES @TRK=SECTOR+1 IE 44H
             _{\rm HL}
      INC
              (HL)
       OR
                                  ; MAKE SURE TO RETURN NZ
             Α
      RET
ERR NR:
                    HL, DRIVE NR ERR
                                                ;"DRIVE NOT READY
             LD
      JΡ
             ABORT ERR MSG
ERR LD:
             LD
                    HL, BOOT LD ERR
                                                ; "ERROR READING BOOT/LOADER SECTORS"
      JΡ
             ABORT ERR MSG
```

;"DATA ERROR IN BOOT SECTOR"

ERR LD1:LD

HL, BOOT LD1 ERR

```
ABORT ERR MSG:
      CALL ZPMSG$
      JΡ
            ZAPPLE
                               ; BACK TO START OF MONITOR.
ZFDC BOOT:
                               ; Cold Boot with ZFDC FDC Board
      LD
            HL, BOOT MSG0
                               CALL
            ZPMSG$
                               ; "Loading CPM from ZFDC FDC"
      LD
            HL, ZFDC MSG
            ZPMSG$
      CALL
      OUT
            RESET ZFDC PORT, A
                               ;Do a hardware reset. Does not matter what is in [A]
      LD
                                      ; \sim 0.5 second at 10 MHz
            A, STATUS DELAY
      LD
            BC,0
                               ; Delay to allow board to setup hardware
WAIT D:
            DEC
                  В
      JR
            NZ, WAIT D
                               ;Delay for ~0.5 seconds
      DEC
            В
                               ; Reset B to OFFH
      DEC
            С
      JR
            NZ, WAIT D
      DEC
            Α
      JR
            NZ, WAIT D
      IN
            A,S100 DATA B
                               ; Check the board is there
            A, CMD HANDSHAKE
      CP
                                      ; Make sure we get HANDSHAKE byte back
      JΡ
            NZ, ERR NR
                               ; If error, just abort
      LD
            A, CMD HANDSHAKE
                                      ; Send another byte just to be sure.
      OUT
            S100 DATA B, A
                               ; This clears up ints on ZFDC board
                               ; Wait to make sure all is well.
      CALL
            WAIT FOR ACK
      OR
            A,A
                               ; If error, just abort
      JΡ
            NZ, ERR NR
      LD
            C, CMD SET FORMAT
                               ; Send Set Disk Format to 8" SSSD DISK
            S1000UT
      CALL
      LD
            C, 0
                               ; Floppy Drive 0, (ZFDC Board expects a OH, 1H, 2H or 3H)
      CALL
            S1000UT
      LD
            C,STD8IBM
                               ;ZFDC Board expects a Disk Format Table Number (0,1,2...13H)
      CALL S100OUT
      CALL
           WAIT FOR ACK
                               ; Return Z (and NO ERRORS FLAG in [A]), or NZ with error # in [A]
      JΡ
            NZ, ERR NR
                               ; If error, just abort
      LD
            C,CMD SET DRIVE
                                      ; Send a "Set Drive CMD" to ZFDC board
      CALL S100OUT
      LD
            C, 0
                               ;Floppy Drive #, (ZFDC Board expects a OH, 1H, 2H or 3H)
      CALL
            S100OUT
      CALL
            WAIT FOR ACK
                               ; Return Z (and NO ERRORS FLAG in [A]), or NZ with error # in [A]
```

```
JΡ
             NZ, ERR NR
                                  ; If error, just abort
                                  ;Drive selected and ready to read sectors. Note this code
                                  ; is written to eb compatible with the boot loader for the
                                  ; Versafloppy-II disk controller as well.
      LD
             A, STDSDT
                                  ; SETUP FOR SD
                                  ;STORE AS 26 SECTORS/TRACK
      LD
             (@COUNT),A
      XOR
             Α
                                  ; Setup Boot Sector read track
      LD
             (@TRK),A
      INC
             Α
      LD
             (@SCTR),A
      LD
             (@NREC),A
                                  ; read only 1 sector initially
      LD
             HL, COLD
      LD
             (@TADDR),HL
      CALL
             ZFDC MULTI READ SECTOR
                                         ;Actully we will only read one sector here
      JΡ
             BOOT SEC READ
                                  ; JMP to same section as for Versafloppy boot
ZFDC MULTI READ SECTOR:
      LD
             C, CMD SET TRACK
                                        ;Set Track
      CALL
           S100OUT
             A, (@TRK)
      LD
             C,A
      CALL S100OUT
                                         ; Send Selected track HEX number
      CALL WAIT FOR ACK
                                  ; Return Z (and NO ERRORS FLAG in [A]), or NZ with error # in [A]
      JΡ
             NZ, ERR NR
                                  ; If error, just abort
      LD
             C, CMD SET SECTOR
                                  ;Set Sector # to side A (or for DS disks also side B)
      CALL S100OUT
      LD
             A, (@SCTR)
      LD
             C,A
      CALL S100OUT
                                         ; Send Selected sector HEX number
      CALL WAIT FOR ACK
                                  ; Return Z (and NO ERRORS FLAG in [A]), or NZ with error # in [A]
                                  ; If error, just abort
      JΡ
             NZ, ERR NR
                                  ;Later can let board do this
      LD
             C, CMD SEEK TRACK
      CALL S100OUT
      CALL WAIT FOR ACK
                                  ; Return Z (and NO ERRORS FLAG in [A]), or NZ with error # in [A]
                                  ; If error, just abort
      JΡ
             NZ, ERR NR
             C, CMD RD MULTI SECTOR
                                         ; Routine assumes required Drive Table, Drive, Side, Track, and sector are already sent to board
      LD
      CALL S100OUT
                                         ; (Note [HL] -> Sector DMA address)
      LD
             A, (@NREC)
                                  ; How many sectors
      LD
             C,A
      CALL
            S100OUT
      CALL
             WAIT FOR ACK
                                  ; Wait for NO ERRORS FLAG to come back
```

```
JΡ
             NZ, ERR NR
                                ; If error, just abort
      LD
             HL, (@TADDR)
                                  ;Set DMA address
MULTI RD SEC:
      LD
              DE, (@SEC SIZE)
                                          ; For CPM this will be 128 Byte sector(s)
RD SEC:CALL
             S100IN
                                  ; Note potential to lockup here & below (but unlightly)
      LD
              (HL), A
      INC
             _{\mathrm{HL}}
      DEC
             DE
      LD
             A,E
      OR
             A,D
       JR
             NZ, RD SEC
      LD
             A, (@NREC)
                                  ; How many sectors of data worth
      DEC
             Α
      LD
             (@NREC),A
       JR
             NZ, MULTI RD SEC
                                         ; Are there more
      CALL
             WAIT FOR ACK
                                  ; Return Z (and NO ERRORS FLAG in [A]), or NZ with error # in [A]
      RET
S1000UT:
             A,S100 STATUS B
                                         ;Send data to ZFDC output (arrive with character to be sent in C)
      ΙN
      BIT
             DIRECTION BIT, A
                                         ; Is ZFDC in output mode, if not wait
             NZ, S100OUT
       JR
             DATA OUT RDY, A
      BIT
                                         ; Has previous (if any) character been read.
       JR
             Z, S1000UT
                                  ; Z if not yet ready
      LD
             A,C
      OUT
             S100 DATA B, A
      RET
S100STAT:
                                          ; Check if ZFDC has any data for S-100 system
      ΙN
             A,S100 STATUS B
      BIT
             DATA IN RDY, A
                                  ;Anything there ?
      RET
             Ζ
                                  ;Return 0 if nothing
      XOR
             A,A
      DEC
                                  ; Return NZ, & OFFH in A if something there
             Α
      RET
S100IN:
                                         ; Check if ZFDC has any data for S-100 system
      ΙN
             A,S100 STATUS B
      BIT
             DIRECTION BIT, A
                                          ; Is ZFDC in input mode, if not wait
             Z,S100IN
                                  ; If low then ZFDC board is still in input mode, wait
       JR
             DATA IN RDY, A
      BIT
             Z,S100IN
       JR
      ΙN
             A,S100 DATA A
                                  ; return with character in A
      RET
```

```
WAIT FOR ACK:
                                 ; Delay to wait for ZFDC to return data. There is a timeout of about 2 sec.
      PUSH BC
                                 ; This can be increased if you are displaying debugging info on the ZFDC
      PUSH DE
                                 ; HEX LED display.
      LD
             BC,0
      LD
             E, STATUS DELAY
                                        ;Timeout, (about 2 seconds)
WAIT 1:
                   A,S100 STATUS B
                                               ; Check if ZFDC has any data for S-100 system
             ΙN
      BIT
             DIRECTION BIT, A
                                        ; Is ZFDC in input mode
      JR
             Z,WAIT 2
                                 ; if low then ZFDC is still in input mode
      CALL S100STAT
                                 ; Wait until ZFDC Board sends something
             Z,WAIT 2
      JR
      CALL S100IN
                                 ;Get returned Error # (Note this releases the SEND DATA routine on the ZFDC board)
      CP
             A, NO ERRORS FLAG
                                 ; Was SEND OK/NO ERRORS FLAG sent back from ZFDC Board
      POP
             DΕ
                                 ;Balance up stack
      POP
             ВC
      RET
                                 ; Return NZ if problem, Z if no problem
WAIT 2:
             DEC
                 В
                                 ;Try for ~2 seconds
      JR
             NZ,WAIT 1
      DEC
                                 ; Reset B to OFFH
      DEC
             С
      JR
             NZ,WAIT 1
      DEC
             В
                                 ; Reset B to OFFH
      DEC
             С
      DEC
      JR
             NZ, WAIT 1
      XOR
            A,A
      DEC
             Α
      POP
             DΕ
                                 ;Balance up stack
      POP
      RET
                                 ; Return NZ flag set if timeout AND OFFH in [A]
      LOAD A NUMBER OF SECTORS ; Note this loader utilizes the fast multi-sec read in V2.8 of later
ZFDC LOADER:
                                 ;CPM Loader with ZFDC FDC Board
      CALL
             ZFDC MULTI READ SECTOR
                                     ; Note the Boot sector has by now setup the sector count etc. in low RAM
      RET
      Module to boot MSDOS from 5" DDDS disk (Note this module has not been updated yet)
DOS:
      LD
             HL, SPEAKDOS MSG
                                       ; Announce on speaker
      CALL
             SPEAK$
      CALL CRLF
      JΡ
             ERR NR
                               ;Not done Yet
      LD
             A,4
                                 ;MSDOS.SYS STARTS AT SECTOR 4 SIDE B
      LD
             (@SCTR),A
      LD
             A, 0
```

```
LD
             (@TRK),A
                                        ;START ON TRACK 0
      LD
            A, 1
      LD
            (@SIDE),A
                                 ;START ON SIDE B
      LD
             A, FFILE SIZE
                                 ;SIZE OF DOS IN 512 BYTE SECTORS
      LD
             (@NREC),A
      LD
             A,01110100B
                                 ;0,DD,5",SIDE 1, 0100=D:
      CALL MDSEL
      JΡ
             NZ, ERR NR
                                 ; ROUTINE TO SAY DRIVE NOT READY
             A, RSVCMD
                                 ; SEND RESTORE COMMAND
      LD
      CALL DCMDI
      JR
             Z,DGETID
             HL, RESTORE ERR
                                        ; RESTORE FAILED
; DOS1: LD
      JΡ
             ABORT ERR MSG
; DGETID:
             CALL DIDRD
             NZ,DOS1
      JR
;GETSEC: LD HL, STARTDOS
; DGET1:
                  C,'.'
             LD
                                       ;to indicate on CRT sectors read
      CALL
           CO
      LD
             A, (@SCTR)
            (SECTOR),A
      OUT
      LD
             В, 0
                                 ;256 BYTES
      LD
             C, DATA
                                 ; DATA PORT
      DI
                                 ; just in case
      CALL SWEB
                                 ;SET WAIT ENABLE BIT
             A, RDCMD
      LD
      OUT
             (CMD),A
      INIR
      INIR
                                 ;512 BYTES TOTAL
      LD
             В, 0
; DWAITF:
             ΙN
                   A, (STATUS)
      AND
             1
      DJNZ
             DWAITF
      CALL
             DDWAIT
      IN
             A, (STATUS)
                                 ; CHECK STATUS
      AND
             OFEH
      JΡ
             NZ, ERR LD
                                 ; ROUTINE TO SAY SECTOR READ ERROR
             A, (@NREC)
      LD
      DEC
             Α
      LD
             (@NREC),A
      JΡ
             Z,STARTDOS
      LD
             A, (@SCTR)
      INC
             Α
      LD
             (@SCTR),A
```

```
CP
             0AH
                                  ;end of track yet?
             NZ, DGET1
      JR
      LD
             A, (@SIDE)
      CP
             1
                                  ;if on track 1 go to side 1 else side 0
      JR
             Z,TRK1A
      LD
                                  ;FLAG CURRENT SIDE IS NOW B
            A, 1
      LD
             (@SIDE),A
      LD
             A,01110100B
                                  ;SWITCH TO SIDE B
      JR
             TRK1B
;TRK1A: LD A, (@TRK)
      INC
             Α
      LD
             (@TRK),A
      LD
             A, 0
                                  ;FLAG CURRENT SIDE IS NOW A
      LD
             (@SIDE),A
      LD
             A,01100100B
                                  ;SWITCH TO SIDE A
;TRK1B: CALL MDSEL
             NZ, ERR NR
                                  ; ROUTINE TO SAY DRIVE NOT READY
      JΡ
; DSEC: LD
             A, 1
      LD
             (@SCTR),A
      LD
             A, (@TRK)
      OUT
             (DATA),A
      LD
             A, MSKCMD
                                  ; SEEK TO TRACK WITH VERIFY
      CALL DCMDI
             Z,DDRS3
      JΡ
; DSEC1:
                    HL,MSGH4
                                         ; SEEK ERROR MESSAGE
             LD
      JΡ
             ABORT ERR MSG
;xxxz: HALT
; DDRS3: PUSH HL
      CALL DIDRD
      POP
             _{\rm HL}
      JR
             NZ, DSEC1
      JΡ
             DGET1
; DIDRD:
             LD
                    HL,@IDSV
      LD
             BC,600H+DATA
      CALL
             SWEB
      LD
             A, RDACMD
                                  ; SEND READ ID COMMAND
      OUT
             (CMD),A
      INIR
; DWAITS:
             ΙN
                    A, (STATUS)
      AND
             1
      JR
             NZ, DWAITS
      CALL
             DDWAIT
                                  ; DISABEL WAIT STATE GENERATOR
      LD
             A, (@IDSV)
                                  ;++++++++++++
      LD
             B,A
```

```
LD
             A, (@TRK)
      CP
                                  ; RETURN WITH Z IF AT RIGHT TRACK
      RET
; MDSEL:
             CPL
      OUT
              (SELECT), A
; DRDYCK:
                    A, (STATUS)
      AND
             80H
       JΡ
             NZ, DRDYCK
      RET
; SEND TYPE 1 COMMANDS (RESTORE, SEEK, STEP)
; DCMDI:
             LD
                     (@CMDSV),A
                                         ;TEMPORLY STORE COMMAND
             A,80H
      LD
      LD
             (@ERMASK),A
; DCMDI1:
             ΙN
                    A, (STATUS)
                                         ; IS 1793 READY
             01H
      AND
       JΡ
             NZ, DCMDI1
      LD
             A, (@CMDSV)
      OUT
            (CMD),A
      CALL
             DELAY 15
                                  ; DELAY REQUIRED FOR A VALID STATUS
; DEEND:
             ΙN
                  A, (STATUS)
                                         ; END OF DISK COMMANDS ROUTINE
      AND
             01H
       JΡ
             NZ, DEEND
                                  ; IS 1793 STILL BUSY
      IN
             A, (STATUS)
      LD
             D,A
      LD
             A, (@ERMASK)
      AND
             D
                                  ; CHECK FOR ERRORS
      RET
;-----THIS IS THE MAIN ROUTINE TO GET THE TIME DATA FROM THE 58167 Chip------
TIMEC: CALL
             ZCRLF
      LD
             HL,MSG20
TIMECC:
             CALL ZPMSG$
      CALL
             TIME
      CALL
             CRLF
                                  ; Note a CRLF is sent here
      RET
UPDATE:
             CALL TIMEC
             HL,MSG30
                                  ;ADJ TIME SIGNON
      LD
      LD
                                  ;GO register. Sets sec and below to 0's
             A,15H
      OUT
             (RTCSEL), A
      LD
             A,OH
      OUT
              (RTCDATA), A
       JR
             TIMECC
                                  ; Because the 58167 driver (provided by SD Systems for CPM3)
                                  ; deposites its own data in this chip to calculate
                                  ; dates, I cannot use the registers directly here for
```

```
; dates. Time is OK however.
                                 ; See HBOOT3.ASM in the CPM3 folder
TIME: LD
             A,04H
                                 ; Point to hours
      CALL CLKREG
      LD
             C,':'
      CALL
             CO
      LD
             A,03H
                                 ; Point to minutes
      CALL
             CLKREG
             C,':'
      LD
      CALL
             CO
      LD
             A,02H
                                 ; Point to seconds
      CALL
             CLKREG
      RET
; Print BCD values in chips registers
CLKREG:
                                        ; Display the BCD value of a clock Reg in [A]
      OUT
             (RTCSEL), A
                                 ; Point to minutes
      ΙN
             A, (RTCDATA)
BCD REG:
                                 ;Display Clock register as High/Low byte on CRT
      PUSH
            AF
                                 ;return with same value in A
      PUSH
             ΑF
                                 ;High & low minutes
      RRA
      RRA
      RRA
      RRA
      AND
             OFH
      ADD
             A,30H
                                 ;Write High byte
      LD
             C,A
      CALL
             ZCO
      POP
             ΑF
      AND
             0FH
      ADD
             A, 30H
      LD
             C,A
      CALL
             ZCO
      POP
             ΑF
      RET
;>>>>>>>>> SPEECH OUTPUT ROUTINES <<<<<<<
; SPEAK OUTPUT (WILL BE USED TO COMMUNICATE WITH TALKER)
; Note the S100Computers I/O board V-Stamp speech chip will use the initial baud rate
; of of the SCC to communicate with it. This is determines after each reset/slave clear.
```

```
SPEAKER CTS:
                                 ; Cannot get this to work. SCC does not change bit 5 of RR1
                                 ; when E1 sent to WR3 (No Auto Enable). See SCCINIT:
                                 ;AOH
      ΙN
             A, (BCTL)
      BIT
             5,A
      LD
             A, OFFH
      RET
             ΝZ
                                 ;Ret NZ if CTS is High
      XOR
             Α
      RET
                                 ; Ret Z if CTS is Low
SPEAKOUT:
      XOR
                                 ; Will try 256 times, then timeout
             A,A
SPXXX: PUSH
             AF
                                 ; (A0), Is SCC TX Buffer empty
      ΙN
             A, (BCTL)
      AND
             04H
      JR
             NZ, SENDS
                                 ;NZ if ready to recieve character
      POP
             AF
      DEC
             Α
             NZ, SPXXX
      JR
      RET
SENDS: POP
             AF
      LD
             A,C
      OUT
             (BDTA),A
                                 ; (A2), Send it
      RET
; SPEAKTOMM THIS IS A ROUTINE TO SEND A STRING TO TALKER [HL] AT STRING
SPEAK$:
             LD
                   A, (HL)
      CP
            151
             Z,SPEAK1
      JR
      LD
             C,A
      CALL SPEAKOUT
      INC
             _{\rm HL}
             SPEAK$
      JR
SPEAK1:
             LD
                   C,ODH
                                        ; MUST END WITH A CR
      JΡ
             SPEAKOUT
;>>>>>>>> MODEM/SERIAL I/O <<<<<<<<<
; Note the S100Computers I/O board will have the SSC set initially to 19,200 Baud
SERIAL OUT: XOR
                   A,A
                                 ; Will try 256 times, then timeout
MODXXX:
             PUSH AF
                                 ; MODEM/SERIAL OUT
      ΙN
             A, (ACTL)
      AND
                                 ; Are we ready for a character
             04H
      JR
             NZ, SENDM
                                 ;NZ if ready to recieve character
      POP
             AF
      DEC
             NZ, MODXXX
      JR
      RET
SENDM: POP
             ΑF
      LD
             A,C
```

```
OUT
             (ADTA),A
                               ;Send it
      RET
SERIAL IN:
             XOR
                  A,A
                                 ; Will try 256 times, then timeout
SERIAL INX:
            PUSH AF
      CALL
             SERIAL STAT
                                 ; MODEN/SERIAL IN
      JR
             NZ, GETMOD
      POP
             AF
      DEC
             Α
      JR
             NZ, SERIAL INX
      RET
GETMOD:
             POP
                 AF
      IN
             A, (ADTA)
      RET
SERIAL STAT: IN
                   A, (ACTL)
      AND
             01H
      RET
                                 ;Ret Z if nothing
      LD
             A,OFFH
      XOR
             Α
      RET
                                 ;Ret FF/NZ if something
; PRINT MAIN MONITOR MENU ON CRT
KCMD: LD
             HL,MSG0
                                        ; Signon Msg again (K Command)
      CALL ZPMSG$
      LD
             HL, SMSG
                                        ; SPEECH MESSAGE
      CALL SPEAK$
      LD HL, MENUMSG
                                 ;Then Menu Message
      JΡ
             ZPMSG$
;THIS ROUTINE JUMPS OVER TO THE 8086 or 80286. Port SW86 raises S-100 PIN #55
; THIS WILL CAUSE THE 8086/80286 BOARD TO BECOME ACTIVE AND TAKE OVER THE BUS. THE
;280 WILL BE IN A PERMANANT HOLD STATE UNTIL PIN #55 IS AGAIN LOWERED.
                   HL,MSG14
PORTED:
             LD
      CALL ZPMSG$
      IN
             A, (SW86)
                                 ;THIS SWITCHES CPU'S with no block Move
             A, (SW286)
                                 ; In case we have the SC Digital 80286 Board here
      ΙN
      NOP
                                 ; Z80 WILL BE HELD HERE
      NOP
      NOP
      NOP
      JΡ
             BEGIN
                                 ; WILL DROP BACK TO REBOOT MONITOR
```

```
; THESE ARE ROUTINES NOT YET IMPLEMENTED
RI:
                                   ; READER
POO:
                                   ; PUNCH
PRDY:
                                   ; PUNCH STATUS (Sent to Serial port right now)
RSTAT:
                                   ; READER STATUS (Input from Serial port right now)
ONLIST:
                                   ;ON LIST
OFLIST:
              RET
                                           ;OFF LIST
TRAP: HALT
DRIVE NR ERR: DB
                     BELL, CR, LF
                     'Drive not Ready.', CR, LF, LF, '$'
RESTORE ERR: DB
                     BELL, CR, LF
                     'Restore Failed.', CR, LF, LF, '$'
BOOT LD ERR: DB
                     BELL, CR, LF
                     'Read Error.', CR, LF, LF, '$'
SEEK ERROR MSG:
                     DB
                            BELL, CR, LF
                     'Seek Error.', CR, LF, LF, '$'
BOOT LD1 ERR: DB
                     BELL, CR, LF
              DB
                     'BOOT data incorrect.', CR, LF, LF, '$'
VF HUNG:
              DB
                     'VF Controller Hung', CR, LF, LF, '$'
MSG6:
              DB
                     CR, LF
              DB
                     'SUM = $'
MSG7:
              DB
                     ' DIFF = $'
              DB
                     151
MSG8:
MSG9:
              DB
                     CR, LF
              DB
                     'HEX MATH, ENTER:- $'
MSG12:
              DB
                          $ '
BIOS ERR:
              DB
                     'BIOS JMP not in ROM', CR, LF, LF, '$'
BOOT MSG0:
                     CR, LF, 'Loading CPM from $'
VF MSG:
                     DB 'VF FDC.', CR, LF, '$'
ZFDC MSG:
                     'ZFDC FDC.', CR, LF, '$'
MENUMSG:
              DB
                     CR, LF
              DB
                     'A=Memmap B=DOS(F)
                                          C=CP/M(Z) D=Disp E=Echo F=Fill G=Goto'
              DB
                     CR, LF
                     'H=Math I=Time
              DB
                                            J=Test
                                                      K=Menu L=CPM(V) M=Move N=SeqMap'
              DB
                     CR, LF
              DB
                     'O=8086
                               P=CPM(IDE) Q=Port
                                                      R=Ports S=Subs
                                                                       T=Type U=Adj Time'
              DB
                     CR, LF
              DB
                     'V=Verify W=Port EDH X=DOS(H) Z=Top @=Flush Printer'
              DB
                     CR, LF
              DB
                     CR, LF, '$'
MSG14:
              DB
                     BELL, CR, LF
              DB
                     '8086/80286 Active'
              DB
                     CR, LF, LF, '$'
```

```
'/20$'
MSG16
              DB
MSG17:
              DB
                     CR, LF
              DB
                     'Segment (0-F):$'
                     'Time:- $'
MSG20
              DB
MSG30
              DB
                     CR, LF
              DB
                     'Adj :- $'
IDE_RW_ERROR: DB
                     CR, LF
              DB
                     'IDE Drive R/W Error'
                     CR, LF, '$'
              DB
SP MSG
              DB
                     CR, LF, 'SP=$'
SPEAKCPM MSG: DB
                     'LOADING CPM $'
SPEAKDOS MSG: DB
                     'LOADING DOS $'
CR SMSG:
              DB
                     CR, CR, CR, CR, '$'
CR SMSG1:
                     CR, CR, '$'
              DB
              NOP
              HALT
```

;END