



GALLERY


Back to TIM 8


Here are some more detailed pics of the inner working's of TIM.


Below are pictures of each panel of the of TIM, each with lables to give you an idea of where everything is. ('Mux' just stands for Multiplexer)

















This is a picture of the actual circuit diagram for the ALU, showing all 8 function outputs. It was drawn up in Circuit Wizard, which was where the design for this ALU was finalized:



Here is the finished design of TIM 8. It is mostly accurate, appart from a few minor changes made during debugging. Sorry about it being so disorganised, but when I started it was not supposed to get this big!



And this shows the general architecture of the whole system:



Here is the full list of T++ commands:

```
Do (1)
 Loop (1)
   Halt
 Load to *
Load from *
  Carry=0
  Carry=1
 Enable A
 Disable A
 Enable D
 Disable D
  Clear X
    Act
  If x <> 0
  If x=0
  If x-
  If x+
If carry=0
If carry=1
   Endif
 SL 0-7 *
 ADD 0-7 *
CARRY 0-7 *
```

NOT 0-7 *
OR 0-7 *
EXOR 0-7 *
AND 0-7 *
LC 0-7 *

FUNCTIONS:

INPUT *
SUBTRACT * (from A)
INC *

(And any Binary Instruction From BLT)

Any where where there is a *, either a memory locartion or register name is required. All ALU processes requiring 2 inputs take data from the A register and the register specified by the *

The image below demonstrates how binary multiplication works in T++:

BINARY MULTIPLICATION

	Reg.) Reg.)	Top no. Bottom no.	101 <u>x11</u> 101	If the LSB on the bottom number is a 1, then the top number is added to the answer. The bottom number is then shifted right, and the top
(C	Reg.)	Answer	1010 1111	number is shifted left. The process is repeated until the bottom number is equal to 0 (LSB stands for Least Significant Bit or the bit on the right hand side.)

Start Puts first number in B=Input 1 B Register Puts second number in D D=Input 2 Register If the LSB in the B Register is 1, then C=C+D If B(0)=1 C=C+D Shift Left D Shift Right B If B<>0 Output C Answer is in C End

Program Flowchart

Program In T++

(Any ALU op Is performed on data from A Reg. and the reg. specified by the letter at the end.)

Input B	Input B
Input D	Input D
Do	Repeat
Clear X Load To A	If B(0)=1
OR 0-0 B (move If X<>0	s LSB from B to X)
Load From D Load To A carry=0 Add 0-7 C Load to C	C=C+D
endif	Endif
Carry=0 Enable D Sh 0-7 D Disable D Load to D	Shift Left D
Carry=0 sh 7-0 b Load to B	Shift Right B
If X<>0 loop endif	Until B=0

Back to TIM 8