

# **Sitronix**

ST7036

Preliminary

Dot Matrix LCD Controller/Driver

### Features

- 5 x 8 dot matrix possible
- Low power operation support:
   -- 2.7 to 5.5V
- Range of LCD driver power
   -- 2.7 to 7.0V
- 4-bit, 8-bit, serial or 400kbits/s fast I<sup>2</sup>C-bus
   MPU interface enabled
- 80 x 8-bit display RAM (80 characters max.)
- 10,240-bit character generator ROM for a total of 256 character fonts(max)
- 64 x 8-bit character generator RAM(max)
- Support two display mode:
   16-com x 100-seg and 80 ICON
   24-com x 80-seg and 80 ICON
- 16 x 5 -bit ICON RAM(max)

- Wide range of instruction functions:
   Display clear, cursor home, display on/off, cursor on/off, display character blink, cursor shift, display shift, double height font
- Automatic reset circuit that initializes the controller/driver after power on and external reset pin
- Internal oscillator(Frequency=540kHz) and external clock
- Built-in voltage booster and follower circuit (low power consumption)
- COM/SEG direction selectable
- Multi-selectable for CGRAM/CGROM size
- Instruction compatible to ST7066U and KS0066U and HD44780
- Available in COG type

### **■** Description

The ST7036 dot-matrix liquid crystal display controller and driver LSI displays alphanumeric, Japanese kana characters, and symbols. It can be configured to drive a dot-matrix liquid crystal display under the control of a 4-/8-bit, serial or fast I<sup>2</sup>C interface microprocessor. Since all the functions such as display RAM, character generator, and liquid crystal driver, required for driving a dot-matrix liquid crystal display are internally provided on one chip, a minimal system can be interfaced with this controller/driver.

The ST7036 character generator ROM is extended to generate 256 5x8dot character fonts for a total of 256 different character fonts. The low power supply (2.7V to

5.5V) of the ST7036 is suitable for any portable battery-driven product requiring low power dissipation.

The ST7036 LCD driver consists of 17 common signal drivers and 100 segment signal drivers. And the second mode is consists of 25 common signal and 80 segment signal drivers. The maximum display RAM size can be either 80 characters in 1-line display or 40 characters in 2-line display or 16 characters in 3-line. A single ST7036 can display up to one 20-character line or two 20-character lines or three 16-character lines.


No extra drivers can be cascaded.

| product Name | Character generator<br>ROM Size | OPR1 | OPR2 | Support Character      |
|--------------|---------------------------------|------|------|------------------------|
| ST7036-0A    | 256                             | 1    | 1    | English / Japan/Europe |
| -            | <u>-</u>                        | -    | -    | -                      |

| ST7036  | 6800-4bit / 8bit / 4-wire SPI (without IIC interface) |  | £ |     |
|---------|---|--|---|-----|
| ST7036i |   | Note:<br>I <sup>2</sup> C option not available<br>for EA DOG series! |   | BUS |

|         | ST7036 Serial Specification Revision History |  |  |  |
|---------|--|--|--|--|
| Version | Date   | Description  |  |  |
| 0.1a    | 2003/04/28                                   | 1 <sup>st</sup> Edition  |  |  |
| 0.1b    | 2003/06/03                                   | PAD Dimension: IC L mark location modified Chip Size X/Y modified                          |  |  |
| 0.2a    | 2003/09/01                                   | 1. Include ST7036i   |  |  |
| 1.0     | 2003/10/24                                   | Add application circuit for 3 line display.     4 bit interface program example modified.  |  |  |
| 1.1     | 2003/12/24                                   | Remove the instruction of frequency adjust.     Add the detail of CGRAM/CGROM arrangement. |  |  |
|         |  |  |  |  |
|         |  |  |  |  |
|         |  |  |  |  |
|         |  |  |  |  |
|         |  |  |  |  |
|         |  |  |  |  |
|         |  |  |  |  |
|         |  |  |  |  |
|         |  |  |  |  |
|         |  |  |  |  |
|         |  |  |  |  |
|         |  |  |  |  |
|         |  |  |  |  |
|         |  |  |  |  |
|         |  |  |  |  |
|         |  |  |  |  |

### Pad Dimensions



> Chip Size: 5190.0X910.0 μm

Bump Pitch : 55 μm ( min )

Bump Height: 17 μm (typ.)

> Bump Size :

Pad No.1~52 : 56 x 72 μm
 Pad No.53~170 : 35 x 101 μm

## ■ Pad Location Coordinates(N3=0 1 line/2 line)

| Pad No. | Function | Х     | Y   |
|---------|----------|-------|-----|
| 1       | XRESET   | 1859  | 393 |
| 2       | OSC      | 1783  | 393 |
| 3       | VDD      | 1707  | 393 |
| 4       | RS       | 1631  | 393 |
| 5       | CSB      | 1555  | 393 |
| 6       | RW       | 1479  | 393 |
| 7       | Е        | 1403  | 393 |
| 8       | DB0      | 1327  | 393 |
| 9       | DB1      | 1251  | 393 |
| 10      | DB2      | 1175  | 393 |
| 11      | DB3      | 1099  | 393 |
| 12      | DB4      | 1023  | 393 |
| 13      | DB5      | 947   | 393 |
| 14      | DB6      | 871   | 393 |
| 15      | DB7      | 795   | 393 |
| 16      | VSS      | 719   | 393 |
| 17      | VSS      | 643   | 393 |
| 18      | VSS      | 567   | 393 |
| 19      | OPF1     | 491   | 393 |
| 20      | OPF2     | 415   | 393 |
| 21      | OPR1     | 339   | 393 |
| 22      | OPR2     | 263   | 393 |
| 23      | SHLC     | 187   | 393 |
| 24      | SHLS     | 111   | 393 |
| 25      | N3       | 35    | 393 |
| 26      | TEST1    | -41   | 393 |
| 27      | VDD      | -117  | 393 |
| 28      | VDD      | -193  | 393 |
| 29      | VDD      | -269  | 393 |
| 30      | VIN      | -345  | 393 |
| 31      | VIN      | -421  | 393 |
| 32      | VOUT     | -497  | 393 |
| 33      | VOUT     | -573  | 393 |
| 34      | PSB      | -649  | 393 |
| 35      | VSS      | -725  | 393 |
| 36      | PSI2B    | -801  | 393 |
| 37      | CAP1P    | -877  | 393 |
| 38      | CAP1P    | -953  | 393 |
| 39      | EXT      | -1029 | 393 |
| 40      | VSS      | -1105 | 393 |

| Pad No. | Function | Х     | Υ    |
|---------|----------|-------|------|
| 41      | CLS      | -1181 | 393  |
| 42      | CAP1N    | -1257 | 393  |
| 43      | CAP1N    | -1333 | 393  |
| 44      | VOUT     | -1409 | 393  |
| 45      | VOUT     | -1485 | 393  |
| 46      | V0       | -1561 | 393  |
| 47      | V0       | -1637 | 393  |
| 48      | V1       | -1713 | 393  |
| 49      | V2       | -1789 | 393  |
| 50      | V3       | -1865 | 393  |
| 51      | V4       | -1941 | 393  |
| 52      | NC       | -2017 | 393  |
| 53      | COM[8]   | -2125 | 378  |
| 54      | COM[7]   | -2180 | 378  |
| 55      | COM[6]   | -2235 | 378  |
| 56      | COM[5]   | -2290 | 378  |
| 57      | COM[4]   | -2518 | 365  |
| 58      | COM[3]   | -2518 | 310  |
| 59      | COM[2]   | -2518 | 255  |
| 60      | COM[1]   | -2518 | 200  |
| 61      | COMI1    | -2518 | 145  |
| 62      | SEG[1]   | -2518 | 90   |
| 63      | SEG[2]   | -2518 | 35   |
| 64      | SEG[3]   | -2518 | -20  |
| 65      | SEG[4]   | -2518 | -75  |
| 66      | SEG[5]   | -2518 | -130 |
| 67      | SEG[6]   | -2518 | -185 |
| 68      | SEG[7]   | -2518 | -240 |
| 69      | SEG[8]   | -2518 | -295 |
| 70      | SEG[9]   | -2518 | -350 |
| 71      | SEG[10]  | -2253 | -378 |
| 72      | SEG[11]  | -2198 | -378 |
| 73      | SEG[12]  | -2143 | -378 |
| 74      | SEG[13]  | -2088 | -378 |
| 75      | SEG[14]  | -2033 | -378 |
| 76      | SEG[15]  | -1978 | -378 |
| 77      | SEG[16]  | -1923 | -378 |
| 78      | SEG[17]  | -1868 | -378 |
| 79      | SEG[18]  | -1813 | -378 |
| 80      | SEG[19]  | -1758 | -378 |

| Pad No. | Function | Х     | Υ    |
|---------|----------|-------|------|
| 81      | SEG[20]  | -1703 | -378 |
| 82      | SEG[20]  | -1648 | -378 |
| 83      | SEG[21]  | -1593 | -378 |
| 84      |          | -1538 | -378 |
| 85      | SEG[23]  | -1483 | -378 |
| 86      | SEG[24]  |       | -378 |
|         | SEG[25]  | -1428 |      |
| 87      | SEG[26]  | -1373 | -378 |
| 88      | SEG[27]  | -1318 | -378 |
| 89      | SEG[28]  | -1263 | -378 |
| 90      | SEG[29]  | -1208 | -378 |
| 91      | SEG[30]  | -1153 | -378 |
| 92      | SEG[31]  | -1098 | -378 |
| 93      | SEG[32]  | -1043 | -378 |
| 94      | SEG[33]  | -988  | -378 |
| 95      | SEG[34]  | -933  | -378 |
| 96      | SEG[35]  | -878  | -378 |
| 97      | SEG[36]  | -823  | -378 |
| 98      | SEG[37]  | -768  | -378 |
| 99      | SEG[38]  | -713  | -378 |
| 100     | SEG[39]  | -658  | -378 |
| 101     | SEG[40]  | -603  | -378 |
| 102     | SEG[41]  | -548  | -378 |
| 103     | SEG[42]  | -493  | -378 |
| 104     | SEG[43]  | -438  | -378 |
| 105     | SEG[44]  | -383  | -378 |
| 106     | SEG[45]  | -328  | -378 |
| 107     | SEG[46]  | -273  | -378 |
| 108     | SEG[47]  | -218  | -378 |
| 109     | SEG[48]  | -163  | -378 |
| 110     | SEG[49]  | -108  | -378 |
| 111     | SEG[50]  | -53   | -378 |
| 112     | SEG[51]  | 2     | -378 |
| 113     | SEG[52]  | 57    | -378 |
| 114     | SEG[53]  | 112   | -378 |
| 115     | SEG[54]  | 167   | -378 |
| 116     | SEG[55]  | 222   | -378 |
| 117     | SEG[56]  | 277   | -378 |
| 118     | SEG[57]  | 332   | -378 |
| 119     | SEG[58]  | 387   | -378 |
| 120     | SEG[59]  | 442   | -378 |

| Pad No. | Function | X    | Υ    |
|---------|----------|------|------|
| 121     | SEG[60]  | 497  | -378 |
| 122     | SEG[61]  | 552  | -378 |
| 123     | SEG[62]  | 607  | -378 |
| 124     | SEG[63]  | 662  | -378 |
| 125     | SEG[64]  | 717  | -378 |
| 126     | SEG[65]  | 772  | -378 |
| 127     | SEG[66]  | 827  | -378 |
| 128     | SEG[67]  | 882  | -378 |
| 129     | SEG[68]  | 937  | -378 |
| 130     | SEG[69]  | 992  | -378 |
| 131     | SEG[70]  | 1047 | -378 |
| 132     | SEG[71]  | 1102 | -378 |
| 133     | SEG[72]  | 1157 | -378 |
| 134     | SEG[73]  | 1212 | -378 |
| 135     | SEG[74]  | 1267 | -378 |
| 136     | SEG[75]  | 1322 | -378 |
| 137     | SEG[76]  | 1377 | -378 |
| 138     | SEG[77]  | 1432 | -378 |
| 139     | SEG[78]  | 1487 | -378 |
| 140     | SEG[79]  | 1542 | -378 |
| 141     | SEG[80]  | 1597 | -378 |
| 142     | SEG[81]  | 1652 | -378 |
| 143     | SEG[82]  | 1707 | -378 |
| 144     | SEG[83]  | 1762 | -378 |
| 145     | SEG[84]  | 1817 | -378 |
| 146     | SEG[85]  | 1872 | -378 |
| 147     | SEG[86]  | 1927 | -378 |
| 148     | SEG[87]  | 1982 | -378 |
| 149     | SEG[88]  | 2037 | -378 |
| 150     | SEG[89]  | 2092 | -378 |
| 151     | SEG[90]  | 2147 | -378 |
| 152     | SEG[91]  | 2202 | -378 |
| 153     | SEG[92]  | 2518 | -350 |
| 154     | SEG[93]  | 2518 | -295 |
| 155     | SEG[94]  | 2518 | -240 |
| 156     | SEG[95]  | 2518 | -185 |
| 157     | SEG[96]  | 2518 | -130 |
| 158     | SEG[97]  | 2518 | -75  |
| 159     | SEG[98]  | 2518 | -20  |
| 160     | SEG[99]  | 2518 | 35   |

### ST7036

| Pad No. | Function | X    | Υ   |
|---------|----------|------|-----|
| 161     | SEG[100] | 2518 | 90  |
| 162     | COM[9]   | 2518 | 145 |
| 163     | COM[10]  | 2518 | 200 |
| 164     | COM[11]  | 2518 | 255 |
| 165     | COM[12]  | 2518 | 310 |
| 166     | COM[13]  | 2518 | 365 |
| 167     | COM[14]  | 2290 | 378 |
| 168     | COM[15]  | 2235 | 378 |
| 169     | COM[16]  | 2180 | 378 |
| 170     | COMI2    | 2125 | 378 |

| Pad No. | Function | X | Y |
|---------|----------|---|---|
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |

## ■ Pad Location Coordinates(N3=1 3 line)

| Pad No. | Function | X     | Υ   |
|---------|----------|-------|-----|
| 1       | XRESET   | 1859  | 393 |
| 2       | OSC      | 1783  | 393 |
| 3       | VDD      | 1707  | 393 |
| 4       | RS       | 1631  | 393 |
| 5       | CSB      | 1555  | 393 |
| 6       | RW       | 1479  | 393 |
| 7       | Е        | 1403  | 393 |
| 8       | DB0      | 1327  | 393 |
| 9       | DB1      | 1251  | 393 |
| 10      | DB2      | 1175  | 393 |
| 11      | DB3      | 1099  | 393 |
| 12      | DB4      | 1023  | 393 |
| 13      | DB5      | 947   | 393 |
| 14      | DB6      | 871   | 393 |
| 15      | DB7      | 795   | 393 |
| 16      | VSS      | 719   | 393 |
| 17      | VSS      | 643   | 393 |
| 18      | VSS      | 567   | 393 |
| 19      | OPF1     | 491   | 393 |
| 20      | OPF2     | 415   | 393 |
| 21      | OPR1     | 339   | 393 |
| 22      | OPR2     | 263   | 393 |
| 23      | SHLC     | 187   | 393 |
| 24      | SHLS     | 111   | 393 |
| 25      | N3       | 35    | 393 |
| 26      | TEST1    | -41   | 393 |
| 27      | VDD      | -117  | 393 |
| 28      | VDD      | -193  | 393 |
| 29      | VDD      | -269  | 393 |
| 30      | VIN      | -345  | 393 |
| 31      | VIN      | -421  | 393 |
| 32      | VOUT     | -497  | 393 |
| 33      | VOUT     | -573  | 393 |
| 34      | PSB      | -649  | 393 |
| 35      | VSS      | -725  | 393 |
| 36      | PSI2B    | -801  | 393 |
| 37      | CAP1P    | -877  | 393 |
| 38      | CAP1P    | -953  | 393 |
| 39      | EXT      | -1029 | 393 |
| 40      | VSS      | -1105 | 393 |

| Pad No. | Function | Х     | Υ    |
|---------|----------|-------|------|
| 41      | CLS      | -1181 | 393  |
| 42      | CAP1N    | -1257 | 393  |
| 43      | CAP1N    | -1333 | 393  |
| 44      | VOUT     | -1409 | 393  |
| 45      | VOUT     | -1485 | 393  |
| 46      | V0       | -1561 | 393  |
| 47      | V0       | -1637 | 393  |
| 48      | V1       | -1713 | 393  |
| 49      | V2       | -1789 | 393  |
| 50      | V3       | -1865 | 393  |
| 51      | V4       | -1941 | 393  |
| 52      | NC       | -2017 | 393  |
| 53      | COM[12]  | -2125 | 378  |
| 54      | COM[11]  | -2180 | 378  |
| 55      | COM[10]  | -2235 | 378  |
| 56      | COM[9]   | -2290 | 378  |
| 57      | COM[8]   | -2518 | 365  |
| 58      | COM[7]   | -2518 | 310  |
| 59      | COM[6]   | -2518 | 255  |
| 60      | COM[5]   | -2518 | 200  |
| 61      | NC       | -2518 | 145  |
| 62      | COM[4]   | -2518 | 90   |
| 63      | COM[3]   | -2518 | 35   |
| 64      | COM[2]   | -2518 | -20  |
| 65      | COM[1]   | -2518 | -75  |
| 66      | COMI1    | -2518 | -130 |
| 67      | NC       | -2518 | -185 |
| 68      | NC       | -2518 | -240 |
| 69      | NC       | -2518 | -295 |
| 70      | NC       | -2518 | -350 |
| 71      | NC       | -2253 | -378 |
| 72      | SEG[1]   | -2198 | -378 |
| 73      | SEG[2]   | -2143 | -378 |
| 74      | SEG[3]   | -2088 | -378 |
| 75      | SEG[4]   | -2033 | -378 |
| 76      | SEG[5]   | -1978 | -378 |
| 77      | SEG[6]   | -1923 | -378 |
| 78      | SEG[7]   | -1868 | -378 |
| 79      | SEG[8]   | -1813 | -378 |
| 80      | SEG[9]   | -1758 | -378 |

| Pad No. | Function | Х     | Υ    |
|---------|----------|-------|------|
| 81      | SEG[10]  | -1703 | -378 |
| 82      | SEG[10]  | -1703 | -378 |
| 83      |          | -1593 | -378 |
| 84      | SEG[12]  |       |      |
|         | SEG[13]  | -1538 | -378 |
| 85      | SEG[14]  | -1483 | -378 |
| 86      | SEG[15]  | -1428 | -378 |
| 87      | SEG[16]  | -1373 | -378 |
| 88      | SEG[17]  | -1318 | -378 |
| 89      | SEG[18]  | -1263 | -378 |
| 90      | SEG[19]  | -1208 | -378 |
| 91      | SEG[20]  | -1153 | -378 |
| 92      | SEG[21]  | -1098 | -378 |
| 93      | SEG[22]  | -1043 | -378 |
| 94      | SEG[23]  | -988  | -378 |
| 95      | SEG[24]  | -933  | -378 |
| 96      | SEG[25]  | -878  | -378 |
| 97      | SEG[26]  | -823  | -378 |
| 98      | SEG[27]  | -768  | -378 |
| 99      | SEG[28]  | -713  | -378 |
| 100     | SEG[29]  | -658  | -378 |
| 101     | SEG[30]  | -603  | -378 |
| 102     | SEG[31]  | -548  | -378 |
| 103     | SEG[32]  | -493  | -378 |
| 104     | SEG[33]  | -438  | -378 |
| 105     | SEG[34]  | -383  | -378 |
| 106     | SEG[35]  | -328  | -378 |
| 107     | SEG[36]  | -273  | -378 |
| 108     | SEG[37]  | -218  | -378 |
| 109     | SEG[38]  | -163  | -378 |
| 110     | SEG[39]  | -108  | -378 |
| 111     | SEG[40]  | -53   | -378 |
| 112     | SEG[41]  | 2     | -378 |
| 113     | SEG[42]  | 57    | -378 |
| 114     | SEG[43]  | 112   | -378 |
| 115     | SEG[44]  | 167   | -378 |
| 116     | SEG[45]  | 222   | -378 |
| 117     | SEG[46]  | 277   | -378 |
| 118     | SEG[47]  | 332   | -378 |
| 119     | SEG[48]  | 387   | -378 |
| 120     | SEG[49]  | 442   | -378 |
| 1.20    | 0_0[10]  |       | 0.0  |


| Pad No. | Function | X    | Y    |
|---------|----------|------|------|
| 121     | SEG[50]  | 497  | -378 |
| 122     | SEG[51]  | 552  | -378 |
| 123     | SEG[52]  | 607  | -378 |
| 124     | SEG[53]  | 662  | -378 |
| 125     | SEG[54]  | 717  | -378 |
| 126     | SEG[55]  | 772  | -378 |
| 127     | SEG[56]  | 827  | -378 |
| 128     | SEG[57]  | 882  | -378 |
| 129     | SEG[58]  | 937  | -378 |
| 130     | SEG[59]  | 992  | -378 |
| 131     | SEG[60]  | 1047 | -378 |
| 132     | SEG[61]  | 1102 | -378 |
| 133     | SEG[62]  | 1157 | -378 |
| 134     | SEG[63]  | 1212 | -378 |
| 135     | SEG[64]  | 1267 | -378 |
| 136     | SEG[65]  | 1322 | -378 |
| 137     | SEG[66]  | 1377 | -378 |
| 138     | SEG[67]  | 1432 | -378 |
| 139     | SEG[68]  | 1487 | -378 |
| 140     | SEG[69]  | 1542 | -378 |
| 141     | SEG[70]  | 1597 | -378 |
| 142     | SEG[71]  | 1652 | -378 |
| 143     | SEG[72]  | 1707 | -378 |
| 144     | SEG[73]  | 1762 | -378 |
| 145     | SEG[74]  | 1817 | -378 |
| 146     | SEG[75]  | 1872 | -378 |
| 147     | SEG[76]  | 1927 | -378 |
| 148     | SEG[77]  | 1982 | -378 |
| 149     | SEG[78]  | 2037 | -378 |
| 150     | SEG[79]  | 2092 | -378 |
| 151     | SEG[80]  | 2147 | -378 |
| 152     | NC       | 2202 | -378 |
| 153     | NC       | 2518 | -350 |
| 154     | NC       | 2518 | -295 |
| 155     | NC       | 2518 | -240 |
| 156     | NC       | 2518 | -185 |
| 157     | NC       | 2518 | -130 |
| 158     | COM[13]  | 2518 | -75  |
| 159     | COM[14]  | 2518 | -20  |
| 160     | COM[15]  | 2518 | 35   |

### ST7036

| Pad No. | Function | X    | Υ   |  |  |
|---------|----------|------|-----|--|--|
| 161     | COM[16]  | 2518 | 90  |  |  |
| 162     | COM[17]  | 2518 | 145 |  |  |
| 163     | COM[18]  | 2518 | 200 |  |  |
| 164     | COM[19]  | 2518 | 255 |  |  |
| 165     | COM[20]  | 2518 | 310 |  |  |
| 166     | COM[21]  | 2518 | 365 |  |  |
| 167     | COM[22]  | 2290 | 378 |  |  |
| 168     | COM[23]  | 2235 | 378 |  |  |
| 169     | COM[24]  | 2180 | 378 |  |  |
| 170     | COMI2    | 2125 | 378 |  |  |

| Pad No. | Function | Х | Υ |
|---------|----------|---|---|
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |
|         |          |   |   |

### **■** Block Diagram



## **■** Pin Function

| Name       | Number | I/O      | Interfaced with | th Function  |                   |  |                     |  |  |  |
|------------|--------|----------|-----------------|--|-------------------|--|---------------------|--|--|--|
| Name       | Number | 1/0      | interraced with |  | eset nin (        | Only if the power on i                   | eset he used the    |  |  |  |
| XRESET     | 1      | ١,       | MPU             |  |                   | be fixed to VDD.                         | coct be used, the   |  |  |  |
| XILOLI     | '      | '        | IVII O          | Low active.  |                   |  |                     |  |  |  |
|            |        |          |                 | Select reg   | isters.           |  |                     |  |  |  |
|            |        | ١.       |                 | _  |                   | er (for write)                           |                     |  |  |  |
| RS         | 1      |          | MPU             |  | -                 | ess counter (for read                    | 1)                  |  |  |  |
|            |        |          |                 | -  | -                 | write and read)                          | ,                   |  |  |  |
|            |        |          |                 | Select rea   | d or write        | (In parallel mode).                      |                     |  |  |  |
| R/W        | 1      | 1        | MPU             | 0: Write   |                   |  |                     |  |  |  |
|            |        |          |                 | 1: Read  |                   |  |                     |  |  |  |
| E          | 1      | ١,       | MPU             | Starts data  | a read/wri        | te. <u>("E" must connec</u>              | t to "VDD" when     |  |  |  |
|            | I .    | <u>'</u> | IVIFU           | serial mod   | de is selec       | ted.)                                    |                     |  |  |  |
|            |        |          |                 | Chip seled   | ct in parall      | el mode and serial ir                    | nterface(Low        |  |  |  |
| CSB        | 1      | 1        | MPU             | active). W   | hen the C         | SB in falling edge st                    | ate ( in serial     |  |  |  |
|            |        |          |                 | interface)   | , the shift       | register and the cou                     | nter are reset.     |  |  |  |
|            |        |          | are four l      | ow order bi-direction  | al data bus pins. |  |                     |  |  |  |
|            |        |          |                 | DB0~DB3  | are used          | for data transfer and                    | receive between     |  |  |  |
|            |        |          |                 | the MPU a  | and the ST        | Г7036.                                   |                     |  |  |  |
|            |        |          |                 | These pin  | s are not ı       | used during 4-bit ope                    | eration and must    |  |  |  |
|            |        |          |                 | connect to VDD.  |                   |  |                     |  |  |  |
|            |        |          | /O MPU          | DB4~DB7  | are four h        | nigh order bi-directio                   | nal data bus pins.  |  |  |  |
|            |        |          |                 | DB4~DB7  | are used          | for data transfer and                    | l receive between   |  |  |  |
| DB0 to DB7 | 8      | 1/0      |                 | the MPU a  | and the ST        | 7036. DB7 can be u                       | sed as a busy flag. |  |  |  |
|            |        |          |                 | In serial in   | nterface m        | ode DB7 is SI(input                      | data),DB6 is        |  |  |  |
|            |        |          |                 | SCL(seria  |                   |  |                     |  |  |  |
|            |        |          |                 |  |                   | is slave address A1                      |                     |  |  |  |
|            |        |          |                 | address A0, DB5 DB4 DB3 are SDA –out, DB2 DB1 are                                |                   |  |                     |  |  |  |
|            |        |          |                 | SDA-in an  |                   |  | .2                  |  |  |  |
|            |        |          |                 |  |                   | connect to I <sup>2</sup> C bus (        |                     |  |  |  |
|            |        |          |                 | connecting a resister between SDA/SCL and the power of                           |                   |  |                     |  |  |  |
|            |        |          |                 | I <sup>2</sup> C bus ).  |                   |  |                     |  |  |  |
|            |        |          |                 | Extension  |                   |  | ract/ICON/double    |  |  |  |
| Ext        | 1      | ١,       | ITO option      |  |                   | instruction(add contr<br>on instruction) | ast/ICON/double     |  |  |  |
| EXC        | '      | l '      | 110 option      | _  |                   | ·  | le to ST7066LL but  |  |  |  |
|            |        |          |                 | 1:disable extension instruction(compatible to ST7066U, but without 5x11dot font) |                   |  |                     |  |  |  |
|            |        | <u> </u> |                 | Interface  |                   | <del>`</del> /                           |                     |  |  |  |
|            |        |          |                 | 0:serial m   |                   |  |                     |  |  |  |
| PSB        | 1      | 1        | MPU             |  |                   | "VDD" when serial                        | mode is selected.)  |  |  |  |
|            |        |          |                 | 1:parallel   |                   |  |                     |  |  |  |
|            |        |          |                 | In I <sup>2</sup> C interface PSB must connect to VDD                            |                   |  |                     |  |  |  |
|            |        |          |                 | PSB  | PSI2B             | Interface                                |                     |  |  |  |
|            |        |          |                 | 0  | 0                 | No use                                   |                     |  |  |  |
| PSI2B      | 1      | 1        | ITO option      | 0  | 1                 | SI4                                      |                     |  |  |  |
|            |        |          |                 | 1  | 0                 | SI2 ( I <sup>2</sup> C )                 |                     |  |  |  |
|            |        |          |                 |  |                   | Parallel 68                              |                     |  |  |  |

| Name            | Number     | I/O                                 | Interfaced with  | Function  |  |              |                |               |             |  |
|-----------------|------------|-------------------------------------|--|---|--|--------------|----------------|---------------|-------------|--|
| 1100            | 1101111001 |                                     |  |   | er a   | enerator se  |                | •             |             |  |
|                 |            |                                     |  | OPR   | Ť  | OPR2         | CGROM          | CGRAM         |             |  |
|                 |            |                                     |  | 0   | . 1  | 0            | 240            | 8             |             |  |
| OPR1,OPR2       | 2          | I                                   | ITO option   | 0   |  | 1            | 250            | 6             |             |  |
|                 |            |                                     |  | 1   |  | 0            | 248            | 8             |             |  |
|                 |            |                                     |  | 1   |  | 1            | 256            | 0             |             |  |
| -               |            |                                     |  |   |  | -            |                |               |             |  |
| 0111.0          | 4          | Common signals direction select:  1 |  |   |  |              |                |               |             |  |
| SHLC            | 1          | I                                   | ITO option   |   |  |              | •              | -             |             |  |
|                 |            |                                     |  |   |  |              | lress 0~23(N   | ioiiiiai)     |             |  |
| SHLS            | 1          |                                     | ITO option   | _   | _  |              | tion select:   | O(Invert)     |             |  |
| SHLS            | ı          | l                                   | ITO option   | 1   |  |              | address 99~    | · ·           |             |  |
|                 |            |                                     |  |   |  |              | address 0~9    |               | ı           |  |
| COM1 to         | 16         | 0                                   | LCD  | Common signals that are not used are changed to non-selection waveform. COM9 to COM16 |  |              |                |               |             |  |
| COM16           | 10         |                                     | LCD  |   |  |              | eforms at 1/8  |               | factor      |  |
| COMI2           |            |                                     |  |   |  | on signals   |                | on 179 duty   | iacioi      |  |
| COMI2<br>COMI1  | 1          | 0                                   | LCD  | ICON C  | OHIH   | on signais   |                |               |             |  |
| Seg1~Seg10      |            |                                     |  | Soloct  | "NI2"  | nin for cor  | nmon or coo    | mont wayof    | orm output  |  |
| Seg1~Seg10      | 21         | 0                                   | LCD  | Select "N3" pin for common or segment waveform  |  |              |                | onn output    |             |  |
| Sega in Seg 100 |            |                                     |  | (follow up table 2 defined)  1 line/2 line or 3 line select :                         |  |              |                |               |             |  |
| N3              | 1          | ı                                   | ITO option   | 0:1 line/2 line SEG0~SEG100:normal  |  |              |                |               |             |  |
| INS             | ı          | '                                   | 110 option   | 1:3 line COMI1,SEG1~SEG5,SEG97~SEG100 re-defined                                      |  |              |                |               |             |  |
| SEG11 to        |            |                                     |  | 1:3 line COMIT,SEGT~SEG5,SEG97~SEGT00 re-define                                       |  |              |                |               | re-defined  |  |
| SEG90           | 80         | 0                                   | LCD  | Segment signals   |  |              |                |               |             |  |
| 02000           |            |                                     |  | The buil  | lt-in v  | voltage foll | ower circuit   | selection     |             |  |
|                 |            |                                     |  | The built-in voltage follower circuit selection  OPF1 OPF2 Bias select                |  |              |                |               |             |  |
|                 |            |                                     |  | 0   | 0 Built-in voltage follower(only use at EXT=0) |              |                |               |             |  |
| OPF1,OPF2       | 2          | I                                   | ITO option   | 0   |  |              |                |               |             |  |
|                 |            |                                     |  | 1   | 0  |              | bias resisto   |               |             |  |
|                 |            |                                     |  | 1   | 1  | _            | al bias resist |               |             |  |
| CAP1P           | 2          | _                                   | Power supply   | For volta   |  | l e          | cuit(VDD-VS    |               |             |  |
| CAP1N           | 2          | _                                   | Power supply   | i   | •  |              | ut 0.1u~4.7u   | •             |             |  |
| VIN             | 2          | _                                   | Power supply   |   |  | tage to bo   |                |               |             |  |
|                 |            |                                     |  |   |  | -            | ter. Connect   | a capacitor t | etween this |  |
| VOUT            | 4          | -                                   | Power supply   |   |  | •            | the built-in I | •             |             |  |
|                 |            |                                     |  |   |  | y for LCD    |                |               |             |  |
| V0 to V4        | 6          | _                                   | Power supply   | V0-Vss  |  | •            |                |               |             |  |
|                 | -          |                                     |  |   |  | ` '          | e follower cir | rcuit         |             |  |
| VDD,VSS         | 4,5        | _                                   | Power supply   |   |  | o 5.5V, VS   |                |               |             |  |
| ,               | ,-         |                                     |  |   |  |              |                |               |             |  |
| CLS             | 1          | ı                                   | Internal/External oscillation select ITO option 0:external clock |   |  |              |                |               |             |  |
|                 |            |                                     | '  | 1:internal oscillation  |  |              |                |               |             |  |
|                 |            |                                     |  |   |  |              | an external c  | lock, it must | be input to |  |
|                 |            |                                     | Q  | OSC.  | •  | •            |                |               | •           |  |
| OSC             | 1          | I                                   | Oscillation  |   | he or  | n-chip osci  | llator is used | I, it must be | connected   |  |
|                 |            |                                     |  | to VDD.   |  | •            |                |               |             |  |
| TEST1           | 1          | I/O                                 | Test pin   | TEST1   | must   | connect to   | o VDD.         |               |             |  |

**■ EXT option pin difference table** 

| Mode<br>Difference | Normal mode (EXT=1) ( Instruction compatible to ST7066U )                                | Extension mode (EXT=0)  |
|--------------------|--|---|
| Booster            | Always OFF   | ON/OFF controlled by instruction  |
| Bias (V0~V4)       | Can't use the follower circuit Only use external resistor or internal resistor(1/5 bias) | Follower or internal/external resistor selectable   |
| Contrast adjust    | Control by external VR   | Controlled by instruction with follower     Controlled by external VR with internal/external resistor |
| ICON RAM           | Can't be use   | RAM size has 80 bit width(S1~S80).  |
| Instruction        | Control normal instruction similar to ST7066U.   | Control extension instruction for low power consumption.  |
| Double height font | Only 5x8 font  | Can set 5x8 or 5x16 font  |

### ■ Function Description

### System Interface

This chip has all four kinds of interface type with MPU: 4-bit bus, 8-bit bus, serial and fast I<sup>2</sup>C interface. 4-bit bus or 8-bit bus is selected by DL bit in the instruction register.

During read or write operation, two 8-bit registers are used. One is data register (DR), the other is instruction register(IR).

The data register(DR) is used as temporary data storage place for being written into or read from DDRAM/CGRAM/ICON RAM, target RAM is selected by RAM address setting instruction. Each internal operation, reading from or writing into RAM, is done automatically. So to speak, after MPU reads DR data, the data in the next DDRAM/CGRAM/ICON RAM address is transferred into DR automatically. Also after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM/ICON RAM automatically.

The Instruction register(IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data.

To select register, use RS input pin in 4-bit/8-bit bus mode.

| RS | R/W | Operation   |
|----|-----|---|
| L  | L   | Instruction Write operation (MPU writes Instruction code into IR) |
| L  | Н   | Read Busy Flag(DB7) and address counter (DB0 ~ DB6)               |
| Н  | L   | Data Write operation (MPU writes data into DR)                    |
| Н  | Н   | Data Read operation (MPU reads data from DR)                      |

Table 1. Various kinds of operations according to RS and R/W bits.

### I<sup>2</sup>C interface

It just only could write Data or Instruction to ST7036 by the IIC Interface. It could not read Data or Instruction from ST7036 (except Acknowledge signal).

SCL: serial clock input SDA IN: serial data input

SDA\_OUT: acknowledge response output

Slaver address could set from "0111100" to "0111111".

The  $I^2C$  interface send RAM data and executes the commands sent via the  $I^2C$  Interface. It could send data in to the RAM. The  $I^2C$  Interface is two-line communication between different ICs or modules. The two lines are a Serial Data line (SDA) and a Serial Clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

#### **BIT TRANSFER**

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse because changes in the data line at this time will be interpreted as a control signal. Bit transfer is illustrated in Fig.1.

### START AND STOP CONDITIONS

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P). The START and STOP conditions are illustrated in Fig.2.

### **SYSTEM CONFIGURATION**

The system configuration is illustrated in Fig.3.


- · Transmitter: the device, which sends the data to the bus
- · Master: the device, which initiates a transfer, generates clock signals and terminates a transfer
- · Slave: the device addressed by a master
- · Multi-Master: more than one master can attempt to control the bus at the same time without corrupting the message


- · Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted
- · Synchronization: procedure to synchronize the clock signals of two or more devices.


#### **ACKNOWLEDGE**


### Acknowledge signal (ACK) is not BF signal in parallel interface.

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. A master receiver must also generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end-of-data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition. Acknowledgement on the I<sup>2</sup>C Interface is illustrated in Fig.4.









### I<sup>2</sup>C Interface protocol


The ST7036 supports command, data write addressed slaves on the bus.

Before any data is transmitted on the I<sup>2</sup>C Interface, the device, which should respond, is addressed first. Four 7-bit slave addresses (01111**00** to 01111**11**) are reserved for the ST7036. The R/W is assigned to 0 for Write only. The I<sup>2</sup>C Interface protocol is illustrated in Fig.5.

The sequence is initiated with a START condition (S) from the  $I^2C$  Interface master, which is followed by the slave address. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the  $I^2C$  Interface transfer. After acknowledgement, one or more command words follow which define the status of the addressed slaves.

A command word consists of a control byte, which defines Co and RS, plus a data byte.

The last control byte is tagged with a cleared most significant bit (i.e. the continuation bit Co). After a control byte with a cleared Co bit, only data bytes will follow. The state of the RS bit defines whether the data byte is interpreted as a command or as RAM data. All addressed slaves on the bus also acknowledge the control and data bytes. After the last control byte, depending on the RS bit setting; either a series of display data bytes or command data bytes may follow. If the RS bit is set to logic 1, these display bytes are stored in the display RAM at the address specified by the data pointer. The data pointer is automatically updated and the data is directed to the intended ST7036i device. If the RS bit of the last control byte is set to logic 0, these command bytes will be decoded and the setting of the device will be changed according to the received commands. Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the I<sup>2</sup>C INTERFACE-bus master issues a STOP condition (P).



During write operation, two 8-bit registers are used. One is data register (DR), the other is instruction register(IR).

The data register(DR) is used as temporary data storage place for being written into DDRAM/CGRAM/ICON RAM, target RAM is selected by RAM address setting instruction. Each internal operation, writing into RAM, is done automatically. So to speak, after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM/ICON RAM automatically.

The Instruction register(IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data.

To select register, use RS bit input in IIC interface.

| RS | R/W | Operation   |
|----|-----|---|
| L  | L   | Instruction Write operation (MPU writes Instruction code into IR) |
| Н  | L   | Data Write operation (MPU writes data into DR)                    |

Table 2. Various kinds of operations according to RS and R/W bits.

### Busy Flag (BF)

When BF = "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when RS = Low and R/W = High (Read Instruction Operation), through DB7 port. Before executing the next instruction, be sure that BF is not High.

### Address Counter (AC)

Address Counter(AC) stores DDRAM/CGRAM/ICON RAM address, transferred from IR. After writing into (reading from) DDRAM/CGRAM/ICON RAM, AC is automatically increased (decreased) by 1. When RS = "Low" and R/W = "High", AC can be read through DB0 ~ DB6 ports.

### Display Data RAM (DDRAM)

Display data RAM (DDRAM) stores display data represented in 8-bit character codes. Its extended capacity is 80 x 8 bits, or 80 characters. The area in display data RAM (DDRAM) that is not used for display can be used as general data RAM. See Figure 6 for the relationships between DDRAM addresses and positions on the liquid crystal display.

The DDRAM address (ADD) is set in the address counter (AC) as hexadecimal.

### 1-line display (N3=0,N = 0) (Figure 7)

When there are fewer than 80 display characters, the display begins at the head position. For example, if using only the ST7036, 20 characters are displayed. See Figure 7. When the display shift operation is performed, the DDRAM address shifts. See Figure 8.




Fig. 6 DDRAM Address




Fig. 7 1-Line Display




Fig. 8 1-Line by 20-Character Display Example

### 2-line display (N3=0,N = 1) (Figure 9)

Case 1: When the number of display characters is less than 40  $\times$  2 lines, the two lines are displayed from the head. Note that the first line end address and the second line start address are not consecutive. For example, when just the ST7036 is used, 20 characters  $\times$  2 lines are displayed. See Figure 9. When display shift operation is performed, the DDRAM address shifts. See Figure 10.




Fig. 9 2-Line Display

| Display<br>Position | 1  | 2  | 3    | 4    | 5    | 6     | 7     | 8     |                    | 17 | 18 | 19 | 20 |
|---------------------|----|----|------|------|------|-------|-------|-------|--------------------|----|----|----|----|
| DDRAM               | 00 | 01 | 02   | 03   | 04   | 05    | 06    | 07    |                    | 10 | 11 | 12 | 13 |
| Address             | 40 | 41 | 42   | 43   | 44   | 45    | 46    | 47    |                    | 50 | 51 | 52 | 53 |
|                     |    |    |      |      |      |       |       |       |                    |    |    |    |    |
| For Shift           | 01 | 02 | 03   | 04   | 05   | 06    | 07    | 80    | •••••              | 11 | 12 | 13 | 14 |
| Left                | 41 | 42 | 43   | 44   | 45   | 46    | 47    | 48    | •••••              | 51 | 52 | 53 | 54 |
|                     |    |    |      |      |      |       |       |       |                    |    |    |    |    |
| For Shift           | 27 | 00 | 01   | 02   | 03   | 04    | 05    | 06    |                    | 0F | 10 | 11 | 12 |
| Right               | 67 | 40 | 41   | 42   | 43   | 44    | 45    | 46    |                    | 4F | 50 | 51 | 52 |
|                     |    |    | Fig. | 10 2 | Line | by 20 | )-Cha | racte | er Display Example | •  | •  |    |    |

### > 3-line display (N3=1,N =1) (Figure 11)

Case 1: When the number of display characters is less than 16  $\times$  3 lines, the tree lines are displayed from the head. For example, when just the ST7036 is used, 16 characters  $\times$  3 lines are displayed. See Figure 11. When display shift operation is performed, the DDRAM address shifts. See Figure 12.

| Display Position                  |     |    |    |    |    |    |  |    |    |    |  |
|-----------------------------------|-----|----|----|----|----|----|--|----|----|----|--|
|                                   | _1_ | 2  | 3  | 4  | 5  | 6  |  | 14 | 15 | 16 |  |
| DDRAM<br>Address<br>(hexadecimal) | 00  | 01 | 02 | 03 | 04 | 05 |  | 0D | 0E | 0F |  |
|                                   | 10  | 11 | 12 | 13 | 14 | 15 |  | 1D | 1E | 1F |  |
|                                   | 20  | 21 | 22 | 23 | 24 | 25 |  | 2D | 2E | 2F |  |
| Fig. 11 3-Line Display            |     |    |    |    |    |    |  |    |    |    |  |

| Display Position |     |    |        |     |       |       |   |    |    |    |
|------------------|-----|----|--------|-----|-------|-------|---|----|----|----|
|                  | _1_ | 2  | 3      | 4   | 5     | 6     |   | 14 | 15 | 16 |
| DDRAM<br>Address | 00  | 01 | 02     | 03  | 04    | 05    |   | 0D | 0E | 0F |
| (hexadecimal)    | 10  | 11 | 12     | 13  | 14    | 15    |   | 1D | 1E | 1F |
|                  | 20  | 21 | 22     | 23  | 24    | 25    |   | 2D | 2E | 2F |
|                  | _1_ | 2  | 3      | 4   | 5     | 6     |   | 14 | 15 | 16 |
|                  | 01  | 02 | 03     | 04  | 05    | 06    |   | 0E | 0F | 00 |
| For Shift Left   | 11  | 12 | 13     | 14  | 15    | 16    |   | 1E | 1F | 10 |
|                  | 21  | 22 | 23     | 24  | 25    | 26    |   | 2E | 2F | 20 |
|                  | 1   | 2  | 3      | 4   | 5     | 6     |   | 14 | 15 | 16 |
|                  | 0F  | 00 | 01     | 02  | 03    | 04    |   | 0C | 0D | 0E |
| For Shift Right  | 1F  | 10 | 11     | 12  | 13    | 14    |   | 1C | 1D | 1E |
|                  | 2F  | 20 | 21     | 22  | 23    | 24    |   | 2C | 2D | 2E |
|                  | _   | F  | ig. 12 | 3-L | ine D | ispla | У |    |    |    |

### • Character Generator ROM (CGROM)

The character generator ROM generates 5 x 8 dot character patterns from 8-bit character codes. It can generate 240/250/248/256 5 x 8 dot character patterns (select by OPR1/2 ITO pin). User-defined character patterns are also available by mask-programmed ROM.

### Character Generator RAM (CGRAM)

In the character generator RAM, the user can rewrite character patterns by program. For 5 x 8 dots, eight character patterns can be written.

Write into DDRAM the character codes at the addresses shown as the left column of Table 5 to show the character patterns stored in CGRAM.

See Table 5 for the relationship between CGRAM addresses and data and display patterns. Areas that are not used for display can be used as general data RAM.

### ICON RAM

In the ICON RAM, the user can rewrite icon pattern by program.

There are totally 80 dots for icon can be written.

See Table 6 for the relationship between ICON RAM address and data and the display patterns.

### Timing Generation Circuit

The timing generation circuit generates timing signals for the operation of internal circuits such as DDRAM, CGROM and CGRAM. RAM read timing for display and internal operation timing by MPU access are generated separately to avoid interfering with each other. Therefore, when writing data to DDRAM, for example, there will be no undesirable interference, such as flickering, in areas other than the display area.

### LCD Driver Circuit(N3=0)

LCD Driver circuit has 17 common and 100 segment signals for LCD driving. Data from CGRAM/CGROM/ICON is transferred to 100 bit segment latch serially, and then it is stored to 100 bit shift latch. When each common is selected by 17 bit common register, segment data also output through segment driver from 100 bit segment latch. In case of 1-line display mode, COM1 ~ COM8(with COMI) have 1/9 duty, and in 2-line mode, COM1 ~ COM16(with COMI) have 1/17 duty ratio.

### LCD Driver Circuit(N3=1)

LCD Driver circuit has 25 common and 80 segment signals for LCD driving. Data from CGRAM/CGROM/ICON is transferred to 80 bit segment latch serially, and then it is stored to 80 bit shift latch. When each common is selected by 25 bit common register, segment data also output through segment driver from 80 bit segment latch. In case of 3-line display mode, COM1 ~ COM24(with COMI) have 1/25 duty.

COM/SEG Output pins

| N3  | COMI1 | COM<br>[1:8]  | SEG<br>[1:5]        | SEG<br>[6:10] | SEG<br>[11:90] | SEG<br>[91:96] | SEG<br>[97:100] | COM<br>[9:16]  | COMI2 |
|-----|-------|---------------|---------------------|---------------|----------------|----------------|-----------------|----------------|-------|
| VSS | COMI1 | COM<br>[1:8]  | SEG<br>[1:5]        | SEG<br>[6:10] | SEG<br>[11:90] | SEG<br>[91:96] | SEG<br>[97:100] | COM<br>[9:16]  | COMI2 |
| VDD | NC    | COM<br>[5:12] | COM[4:1]<br>+ COMI1 | NC            | SEG<br>[1:80]  | NC             | COM<br>[13:16]  | COM<br>[17:24] | COMI2 |

Table 3. COM/SEG output define

### Cursor/Blink Control Circuit

It can generate the cursor or blink in the cursor/blink control circuit. The cursor or the blink appears in the digit at the display data RAM address set in the address counter.

### **Table 4 Correspondence between Character Codes and Character Patterns**

### ST7036-0A (ITO option OPR1=1,OPR2=1)

| 67-64<br>63-60 | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 11 11 |
|----------------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-------|
| 0000           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| 0001           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| 0010           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| 0011           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| 0100           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| 0101           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| 0110           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| 0111           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| 1000           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| 1001           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| 1010           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| 1011           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| 1100           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| 1101           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| 1110           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| 1111           |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |

### CGRAM/CGROM arrangement with (OPR1, OPR2)=

| (0,0)                          | (0,1)                          | (1,0)                          | (1,1)                          |
|--------------------------------|--------------------------------|--------------------------------|--------------------------------|
| 67-64<br>60-60 0000 0001 · · · |
| 0000                           | 0000                           | 0000                           | 0000                           |
| 0001                           | 0001                           | 0001                           | 0001                           |
| 0010                           | 0010                           | 0010                           | 0010 🔐 🔛 ···                   |
| 0011                           | 0011                           | 0011                           | 0011                           |
| 0100                           | 0100                           | 0100                           | 0100                           |
| 0101                           | 0101                           | 0101                           | 0101                           |
| 0110                           | 0110                           | 0110                           | 0110                           |
| 0111                           | 0111                           | 0111                           | 0111                           |
| 1000                           | 1000                           | 1000                           | 1000                           |
| 1001                           | 1001                           | 1001                           | 1001                           |
| 1010                           | 1010                           | 1010                           | 1010                           |
| 1011                           | 1011                           | 1011                           | 1011                           |
| 1100                           | 1100                           | 1100                           | 1100                           |
| 1101                           | 1101                           | 1101                           | 1101                           |
| 1110                           | 1110                           | 1110                           | 1110                           |
| 1111                           | 1111                           | 1111                           | 1111                           |

|    |    |    |    |    | Coc |    |    |    |    |    | RAN<br>res |    |    |     |    | ara<br>CG |    |    |    |    | ;  |
|----|----|----|----|----|-----|----|----|----|----|----|------------|----|----|-----|----|-----------|----|----|----|----|----|
| b7 | b6 | b5 | b4 | b3 | b2  | b1 | b0 | b5 | b4 | b3 | b2         | b1 | b0 | b7  | b6 | b5        | b4 | b3 | b2 | b1 | b0 |
|    |    |    |    |    | 0   | 0  | 0  |    |    |    | 0          | 0  | 0  |     |    |           | 1  | 1  | 1  | 1  | 1  |
|    |    |    |    |    | 0   | 0  | 0  |    |    |    | 0          | 0  | 1  |     |    |           | 0  | 0  | 1  | 0  | 0  |
|    |    |    |    |    | 0   | 0  | 0  |    |    |    | 0          | 1  | 0  |     |    |           | 0  | 0  | 1  | 0  | 0  |
| 0  | 0  | 0  | 0  | _  | 0   | 0  | 0  | 0  | 0  | 0  | 0          | 1  | 1  |     |    | _         | 0  | 0  | 1  | 0  | 0  |
| ľ  | 0  | O  | U  |    | 0   | 0  | 0  | U  | U  | U  | 1          | 0  | 0  |     |    |           | 0  | 0  | 1  | 0  | 0  |
|    |    |    |    |    | 0   | 0  | 0  |    |    |    | 1          | 0  | 1  |     |    |           | 0  | 0  | 1  | 0  | 0  |
|    |    |    |    |    | 0   | 0  | 0  |    |    |    | 1          | 1  | 0  |     |    |           | 0  | 0  | 1  | 0  | 0  |
|    |    |    |    |    | 0   | 0  | 0  |    |    |    | 1          | 1  | 1  |     |    |           | 0  | 0  | 0  | 0  | 0  |
|    |    |    |    |    | 0   | 0  | 1  |    |    |    | 0          | 0  | 0  |     |    |           | 1  | 1  | 1  | 1  | 0  |
|    |    |    |    |    | 0   | 0  | 1  |    |    |    | 0          | 0  | 1  |     |    |           | 1  | 0  | 0  | 0  | 1  |
|    |    |    |    |    | 0   | 0  | 1  |    |    |    | 0          | 1  | 0  |     |    |           | 1  | 0  | 0  | 0  | 1  |
| 0  | 0  | 0  | 0  | _  | 0   | 0  | 1  | 0  | 0  | 1  | 0          | 1  | 1  | l _ | _  | _         | 1  | 1  | 1  | 1  | 0  |
| ľ  |    | 0  | U  |    | 0   | 0  | 1  |    | O  | '  | 1          | 0  | 0  |     |    |           | 1  | 0  | 1  | 0  | 0  |
|    |    |    |    |    | 0   | 0  | 1  |    |    |    | 1          | 0  | 1  |     |    |           | 1  | 0  | 0  | 1  | 0  |
|    |    |    |    |    | 0   | 0  | 1  |    |    |    | 1          | 1  | 0  |     |    |           | 1  | 0  | 0  | 0  | 1  |
|    |    |    |    |    | 0   | 0  | 1  |    |    |    | 1          | 1  | 1  |     |    |           | 0  | 0  | 0  | 0  | 0  |

Table 5 Relationship between CGRAM Addresses, Character Codes (DDRAM) and Character patterns (CGRAM Data)

### Notes:

- 1. Character code bits 0 to 2 correspond to CGRAM address bits 3 to 5 (3 bits: 8 types).
- 2. CGRAM address bits 0 to 2 designate the character pattern line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line data, corresponding to the cursor display position, at 0 as the cursor display. If the 8th line data is 1, 1 bits will light up the 8th line regardless of the cursor presence.
- 3. Character pattern row positions correspond to CGRAM data bits 0 to 4 (bit 4 being at the left).
- 4. As shown Table 5, CGRAM character patterns are selected when character code bits 4 to 7 are all 0. However, since character code bit 3 has no effect, the R display example above can be selected by either character code 00H or 08H.
- 5. "1" for CGRAM data corresponds to display selection and "0" to non-selection, "-" Indicates no effect.
- 6. Different OPR1/2 ITO option can select different CGRAM size.

When SHLS=1, ICON RAM map refer below table

| ICON address |    |    |    | ICON R | AM bits |     |     |     |
|--------------|----|----|----|--------|---------|-----|-----|-----|
| 100M address | D7 | D6 | D5 | D4     | D3      | D2  | D1  | D0  |
| 00H          | -  | -  | -  | S1     | S2      | S3  | S4  | S5  |
| 01H          | -  | -  | -  | S6     | S7      | S8  | S9  | S10 |
| 02H          | -  | -  | -  | S11    | S12     | S13 | S14 | S15 |
| 03H          | -  | -  | -  | S16    | S17     | S18 | S19 | S20 |
| 04H          | -  | -  | -  | S21    | S22     | S23 | S24 | S25 |
| 05H          | -  | -  | -  | S26    | S27     | S28 | S29 | S30 |
| 06H          | -  | -  | -  | S31    | S32     | S33 | S34 | S35 |
| 07H          | -  | -  | -  | S36    | S37     | S38 | S39 | S40 |
| 08H          | -  | -  | -  | S41    | S42     | S43 | S44 | S45 |
| 09H          | -  | -  | -  | S46    | S47     | S48 | S49 | S50 |
| 0AH          | -  | -  | -  | S51    | S52     | S53 | S54 | S55 |
| 0BH          | -  | -  | -  | S56    | S57     | S58 | S59 | S60 |
| 0CH          | -  | -  | -  | S61    | S62     | S63 | S64 | S65 |
| 0DH          | -  | -  | -  | S66    | S67     | S68 | S69 | S70 |
| 0EH          | -  | -  | -  | S71    | S72     | S73 | S74 | S75 |
| 0FH          | -  | -  | -  | S76    | S77     | S78 | S79 | S80 |

When SHLS=0, ICON RAM map refer below table

| ICON address |    |    |    | ICON R | AM bits |            |     |            |
|--------------|----|----|----|--------|---------|------------|-----|------------|
| ICON address | D7 | D6 | D5 | D4     | D3      | D2         | D1  | D0         |
| 00H          | -  | -  | -  | S80    | S79     | S78        | S77 | S76        |
| 01H          | -  | -  | -  | S75    | S74     | S73        | S72 | S71        |
| 02H          | -  | -  | -  | S70    | S69     | S68        | S67 | S66        |
| 03H          | -  | -  | -  | S65    | S64     | S63        | S62 | S61        |
| 04H          | -  | -  | -  | S60    | S59     | S58        | S57 | S56        |
| 05H          | -  | -  | -  | S55    | S54     | S53        | S52 | S51        |
| 06H          | -  | -  | -  | S50    | S49     | S48        | S47 | S46        |
| 07H          | -  | -  | -  | S45    | S44     | S43        | S42 | S41        |
| 08H          | -  | -  | -  | S40    | S39     | S38        | S37 | S36        |
| 09H          | -  | -  | -  | S35    | S34     | S33        | S32 | S31        |
| 0AH          | -  | -  | -  | S30    | S29     | S28        | S27 | S26        |
| 0BH          | -  | -  | -  | S25    | S24     | S23        | S22 | S21        |
| 0CH          | -  | -  | -  | S20    | S19     | S18        | S17 | S16        |
| 0DH          | -  | -  | -  | S15    | S14     | S13        | S12 | S11        |
| 0EH          | -  | -  | -  | S10    | S9      | S8         | S7  | S6         |
| 0FH          | -  | -  | -  | S5     | S4      | <b>S</b> 3 | S2  | <b>S</b> 1 |

Table 6 ICON RAM map

When ICON RAM data is filled the corresponding position displayed is described as the following table.

### **■** Instructions

There are four categories of instructions that:

- Designate ST7036 functions, such as display format, data length, etc.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Others

### instruction table at "Normal mode"

(when "EXT" option pin connect to VDD, the instruction set follow below table)

| (when "EXI"                      | Opti | on p |     | nstr |     |     |     |     | uone | )II 3C | t follow below table)  |            | nstruction T   |                |
|----------------------------------|------|------|-----|------|-----|-----|-----|-----|------|--------|--|------------|----------------|----------------|
| Instruction                      | RS   | R/W  | DB7 | DB6  | DB5 | DB4 | DB3 | DB2 | DB1  | DB0    | Description  |            | OSC=<br>540kHz | OSC=<br>700kHz |
| Clear<br>Display                 | 0    | 0    | 0   | 0    | 0   | 0   | 0   | 0   | 0    | 1      | Write "20H" to DDRAM. and set DDRAM address to "00H" from AC   | 1.08<br>ms | 0.76<br>ms     | 0.59<br>ms     |
| Return<br>Home                   | 0    | 0    | 0   | 0    | 0   | 0   | 0   | 0   | 1    | х      | Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed. | 1.08<br>ms | 0.76<br>ms     | 0.59<br>ms     |
| Entry Mode<br>Set                | 0    | 0    | 0   | 0    | 0   | 0   | 0   | 1   | I/D  | S      | Sets cursor move direction and specifies display shift. These operations are performed during data write and read.               | 26.3 µs    | 18.5 µs        | 14.3 µs        |
| Display<br>ON/OFF                | 0    | 0    | 0   | 0    | 0   | 0   | 1   | D   | С    | В      | D=1:entire display on<br>C=1:cursor on<br>B=1:cursor position on   | 26.3 µs    | 18.5 µs        | 14.3 µs        |
| Cursor or<br>Display Shift       | 0    | 0    | 0   | 0    | 0   | 1   | S/C | R/L | х    | х      | S/C and R/L: Set cursor moving and display shift control bit, and the direction, without changing DDRAM data.                    | 26.3 µs    | 18.5 µs        | 14.3 µs        |
| Function Set                     | 0    | 0    | 0   | 0    | 1   | DL  | N   | х   | х    | х      | DL: interface data is 8/4 bits<br>N: number of line is 2/1   | 26.3 µs    | 18.5 µs        | 14.3 µs        |
| Set CGRAM                        | 0    | 0    | 0   | 1    | AC5 | AC4 | AC3 | AC2 | AC1  | AC0    | Set CGRAM address in address counter   | 26.3 µs    | 18.5 µs        | 14.3 µs        |
| Set DDRAM<br>Address             | 0    | 0    | 1   | AC6  | AC5 | AC4 | AC3 | AC2 | AC1  | AC0    | Set DDRAM address in address counter   | 26.3 µs    | 18.5 µs        | 14.3 µs        |
| Read Busy<br>Flag and<br>Address | 0    | 1    | BF  | AC6  | AC5 | AC4 | AC3 | AC2 | AC1  | AC0    | Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.           | 0          | 0              | 0              |
| Write Data to RAM                | 1    | 0    | D7  | D6   | D5  | D4  | D3  | D2  | D1   | D0     | Write data into internal RAM (DDRAM/CGRAM)   | 26.3 µs    | 18.5 µs        | 14.3 µs        |
| Read Data from RAM               | 1    | 1    | D7  | D6   | D5  | D4  | D3  | D2  | D1   | D0     | Read data from internal RAM<br>(DDRAM/CGRAM)   | 26.3 μs    | 18.5 µs        | 14.3 µs        |

### Note:

Be sure the ST7036 is not in the busy state (BF = 0) before sending an instruction from the MPU to the ST7036. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Instruction Table for the list of each instruction execution time.

### instruction table at "Extension mode"

(when "EXT" option pin connect to Vss, the instruction set follow below table)

| Instruction                      |    |     |     | nstr |     |     |     |     |                       |     | Description  |                | nstructio<br>ecution T |                |
|----------------------------------|----|-----|-----|------|-----|-----|-----|-----|-----------------------|-----|--|----------------|------------------------|----------------|
| Illistruction                    | RS | R/W | DB7 | DB6  | DB5 | DB4 | DB3 | DB2 | DB1                   | DB0 | Description  | OSC=<br>380kHz |                        | OSC=<br>700kHz |
| Clear<br>Display                 | 0  | 0   | 0   | 0    | 0   | 0   | 0   | 0   | 0                     | 1   | Write "20H" to DDRAM. and set DDRAM address to "00H" from AC   | 1.08<br>ms     | 0.76<br>ms             | 0.59<br>ms     |
| Return<br>Home                   | 0  | 0   | 0   | 0    | 0   | 0   | 0   | 0   | 1                     | х   | Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed. | 1.08<br>ms     | 0.76<br>ms             | 0.59<br>ms     |
| Entry Mode<br>Set                | 0  | 0   | 0   | 0    | 0   | 0   | 0   | 1   | I/D                   | S   | Sets cursor move direction and specifies display shift. These operations are performed during data write and read.               | 26.3 µs        | 18.5 µs                | 14.3 µs        |
| Display<br>ON/OFF                | 0  | 0   | 0   | 0    | 0   | 0   | 1   | D   | D=1:entire display on |     | C=1:cursor on  | 26.3 µs        | 18.5 µs                | 14.3 µs        |
| Function Set                     | 0  | 0   | 0   | 0    | 1   | DL  | N   | DH  | IS2                   | IS1 | DL: interface data is 8/4 bits N: number of line is 2/1 DH: double height font IS[2:1]: instruction table select                 | 26.3 µs        | 18.5 µs                | 14.3 µs        |
| Set DDRAM<br>Address             | 0  | 0   | 1   | AC6  | AC5 | AC4 | AC3 | AC2 | AC1                   | AC0 | Set DDRAM address in address counter   | 26.3 µs        | 18.5 µs                | 14.3 µs        |
| Read Busy<br>Flag and<br>Address | 0  | 1   | BF  | AC6  | AC5 | AC4 | AC3 | AC2 | AC1                   | AC0 | Whether during internal operation or<br>not can be known by reading BF.<br>The contents of address counter<br>can also be read.  | 0              | 0                      | 0              |
| Write Data<br>to RAM             | 1  | 0   | D7  | D6   | D5  | D4  | D3  | D2  | D1                    | D0  | Write data into internal RAM<br>(DDRAM/CGRAM/ICONRAM)  | 26.3 µs        | 18.5 µs                | 14.3 µs        |
| Read Data from RAM               | 1  | 1   | D7  | D6   | D5  | D4  | D3  | D2  | D1                    | D0  | Read data from internal RAM<br>(DDRAM/CGRAM/ICONRAM)   | 26.3 μs        | 18.5 µs                | 14.3 µs        |

|                            |   |   |   |   |     | Inst | truc | tior | า ta | ble | 0(IS[2:1]=[0,0])  |         |         |         |
|----------------------------|---|---|---|---|-----|------|------|------|------|-----|---|---------|---------|---------|
| Cursor or<br>Display Shift | 0 | 0 | 0 | 0 | 0   | 1    | S/C  | R/L  | х    | х   | S/C and R/L: Set cursor moving and display shift control bit, and the direction, without changing DDRAM data. | 26.3 µs | 18.5 µs | 14.3 µs |
| Set CGRAM                  | 0 | 0 | 0 | 1 | AC5 | AC4  | AC3  | AC2  | AC1  | AC0 | Set CGRAM address in address counter  | 26.3 µs | 18.5 µs | 14.3 µs |

|  |   |   |   |   |   | Inst | truc | tior     | ı tal    | ble      | 1(IS[2:1]=[0,1])  |         |         |         |
|--|---|---|---|---|---|------|------|----------|----------|----------|---|---------|---------|---------|
| Bias Set                               | 0 | 0 | 0 | 0 | 0 | 1    | BS   | 1        | 0        | FX       | BS=1:1/4 bias<br>BS=0:1/5 bias<br>FX: fixed on high in 3-line<br>application and fixed on low in other<br>applications. | -       | 18.5 µs | 14.3 µs |
| Set ICON<br>Address                    | 0 | 0 | 0 | 1 | 0 | 0    | AC3  | AC2      | AC1      | AC0      | Set ICON address in address counter.  | 26.3 µs | 18.5 µs | 14.3 µs |
| Power/ICON<br>Control/<br>Contrast Set | 0 | 0 | 0 | 1 | 0 | 1    | Ion  | Bon      | C5       | C4       | Ion: ICON display on/off<br>Bon: set booster circuit on/off<br>C5,C4: Contrast set for internal<br>follower mode.       | 26.3 µs | 18.5 µs | 14.3 µs |
| Follower<br>Control                    | 0 | 0 | 0 | 1 | 1 | 0    | Fon  | Rab<br>2 | Rab<br>1 | Rab<br>0 | Fon: set follower circuit on/off<br>Rab2~0:<br>select follower amplified ratio.   | 26.3 µs | 18.5 µs | 14.3 µs |
| Contrast Set                           | 0 | 0 | 0 | 1 | 1 | 1    | С3   | C2       | C1       | C0       | Contrast set for internal follower mode.  | 26.3 µs | 18.5 µs | 14.3 µs |

|  |   |   |   |   |   | Inst | truc | tior | ı tal | ble | 2(IS[2:1]=[1,0])                  |         |         |         |
|--|---|---|---|---|---|------|------|------|-------|-----|-----------------------------------|---------|---------|---------|
| Double<br>Height<br>Position<br>Select | 0 | 0 | 0 | 0 | 0 | 1    | UD   | X    | х     | х   | UD: Double height position select | 26.3 µs | 18.5 µs | 14.3 µs |
| Reserved                               | 0 | 0 | 0 | 1 | X | X    | Х    | X    | Х     | Х   | Do not use (reserved for test)    | 26.3 µs | 18.5 µs | 14.3 µs |

Instruction table 3(IS[2:1]=[1,1]):Do not use (reserved for test)

### ■ Instruction Description

### Clear Display

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 1   |

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status, namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").

### Return Home

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 1   | X   |

Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM does not change.

### Entry Mode Set

| RS R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|--------|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 0    | 0   | 0   | 0   | 0   | 0   | 1   | I/D | S   |

Set the moving direction of cursor and display.

### > I/D : Increment / decrement of DDRAM address (cursor or blink)

When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1.

When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.

\* CGRAM operates the same as DDRAM, when read from or write to CGRAM.

### S: Shift of entire display

When DDRAM read (CGRAM read/write) operation or S = "Low", shift of entire display is not performed. If S = "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D = "1" : shift left, I/D = "0" : shift right).

| S | I/D | Description                    |
|---|-----|--------------------------------|
| Н | Н   | Shift the display to the left  |
| Н | L   | Shift the display to the right |

### Display ON/OFF

| F | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|---|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
|   | 0  | 0   | 0   | 0   | 0   | 0   | 1   | D   | С   | В   |

Control display/cursor/blink ON/OFF 1 bit register.

### > D: Display ON/OFF control bit

When D = "High", entire display is turned on.

When D = "Low", display is turned off, but display data is remained in DDRAM.

### > C: Cursor ON/OFF control bit


When C = "High", cursor is turned on.


When C = "Low", cursor is disappeared in current display, but I/D register remains its data.

### ➢ B: Cursor Blink ON/OFF control bit

When B = "High", cursor blink is on, that performs alternate between all the high data and display character at the cursor position.

When B = "Low", blink is off.





### Cursor or Display Shift

| RS | R/W | DB7 |
|----|-----|-----|
| 0  | 0   | 0   |

| DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|-----|-----|-----|-----|-----|-----|-----|-----|
| 0   | 0   | 0   | 1   | S/C | R/L | X   | Х   |

### S/C: Screen/Cursor select bit

When S/C="High", Screen is controlled by R/L bit.

When S/C="Low", Cursor is controlled by R/L bit.

### R/L: Right/Left

When R/L="High", set direction to right.

When R/L="Low", set direction to left.

Without writing or reading of display data, shift right/left cursor position or display. This instruction is used to correct or search display data. During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line. Note that display shift is performed simultaneously in all the line. When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed.

| S/C | R/L | Description  | AC Value |
|-----|-----|--|----------|
| L   | L   | Shift cursor to the left                                     | AC=AC-1  |
| L   | Н   | Shift cursor to the right                                    | AC=AC+1  |
| Н   | L   | Shift display to the left. Cursor follows the display shift  | AC=AC    |
| Н   | Н   | Shift display to the right. Cursor follows the display shift | AC=AC    |

### Function Set

| RS | R/W | <br>DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|---------|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   | 0       | 0   | 1   | DL  | Ν   | DH  | IS2 | IS1 |

### > DL : Interface data length control bit

When DL = "High", it means 8-bit bus mode with MPU.

When DL = "Low", it means 4-bit bus mode with MPU. So to speak, DL is a signal to select 8-bit or 4-bit bus mode.

When 4-bit bus mode, it needs to transfer 4-bit data by two times.

### > N: Display line number control bit

When N = "High", 2-line display mode is set.

When N = "Low", it means 1-line display mode.

When "N3" option pin connect to VDD, N must set "N=1".


### > DH : Double height font type control bit

When DH = "High" and N= "Low", display font is selected to double height mode(5x16 dot),RAM address can only use  $00H\sim27H$ .


When DH= "High" and N= "High", it is forbidden.

When DH = "Low", display font is normal (5x8 dot).

| N  | DH | •             | in connect to<br>gh | EXT option pin connect to low |                   |  |  |  |
|----|----|---------------|---------------------|-------------------------------|-------------------|--|--|--|
| IN | ВΠ | Display Lines | Character<br>Font   | Display Lines                 | Character<br>Font |  |  |  |
| L  | L  | 1             | 1 5x8               |                               | 5x8               |  |  |  |
| L  | Н  | 1             | 5x8                 | 1                             | 5x16              |  |  |  |
| H  | Ĺ  | 2             | 5x8                 | 2                             | 5x8               |  |  |  |
| Н  | Н  | 2             | 5x8 Forbidden       |                               |                   |  |  |  |



2 line mode normal display (DH=0/N=1)



1 line mode with double height font (DH=1/N=0)

### ► IS[2:1]: instruction table select

When IS[2:1]=(0,0): normal instruction be selected(refer instruction table 0)

When IS[2:1]=(0,1):extension instruction be selected(refer instruction table 1)

When IS[2:1]=(1,0):extension instruction be selected(refer instruction table 2)

When IS[2:1]=(1,1):Do not use (reserved for test)

### • Double height position set: IS[2:1]=(1,0)

| RS | R/W | _ | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|---|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   |   | 0   | 0   | 0   | 1   | UD  | X   | X   | X   |


### > UD: Select double height font display position of screen.(N3=VDD)

When UD = "High", double height font is show on Com1~Com16.


| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   | 0   | 1   | 0   | 0   | AC3 | AC2 | AC1 | AC0 |

When UD = "Low", double height font is show on Com9~Com24.


| DH | UD | 2 LINES(N3=VSS)                               | 3 LINES(N3=VDD)                                     |  |  |  |  |
|----|----|---|---|--|--|--|--|
| Н  | Н  | Com1~Com16 Double Height                      | Com1~Com16 Double Height Com17~Com24 Normal Display |  |  |  |  |
| Н  | L  | Com1~Com16 Double Height Com1~Com8 Normal Dis |   |  |  |  |  |
| L  | X  | Normal Display                                | Normal Display                                      |  |  |  |  |



3 Line mode normal display (DH = 0 / N = 1 / UD = don't care )



COM1 ..8 is normal , COM9 .. 24 is a double height font (DH = 1 / N = 1 / UD = 0)



COM17 ..24 is normal, COM1 .. 16 is a double height font (DH = 1 / N = 1 / UD = 1)

### Set CGRAM Address

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   | 0   | 1   | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 |

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

### Set DDRAM Address

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   | 1   | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 |

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N = 0), DDRAM address is from "00H" to "4FH".

In 2-line display mode (N = 1), DDRAM address in the 1st line is from "00H" to "27H", and

DDRAM address in the 2nd line is from "40H" to "67H".

In 3-line display mode (N3=1, N=1), DDRAM address in the 1st line is from "00H" to "OFH", DDRAM in the 2nd line is from "10H" to "1FH", and DDRAM in the 3rd line is from "20H" to "2FH".

### Read Busy Flag and Address


| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 1   | BF  | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | AC0 |

When BF = "High", indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted.

The address Counter (AC) stores DDRAM/CGRAM addresses, transferred from IR.

After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1.

### Write Data to CGRAM, DDRAM or ICON RAM




Write binary 8-bit data to CGRAM, DDRAM or ICON RAM

The selection of RAM from DDRAM, CGRAM or ICON RAM, is set by the previous address set instruction : DDRAM address set, CGRAM address set, ICON RAM address set. RAM set instruction can also determine the AC

direction to RAM.

After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

### Read Data from CGRAM, DDRAM or ICON RAM



Read binary 8-bit data from DDRAM/CGRAM./ICON RAM

The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data.

#### Bias Set

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   | 0   | 0   | 0   | 1   | BS  | 1   | 0   | FX  |

### BS: bias selection

When BS="High", the bias will be 1/4

When BS="Low", the bias will be 1/5

BS will be invalid when external bias resistors are used(OPF1=1,OPF2=1)

**FX:** must be fixed on high in 3-line application and fixed on low in other applications.

### Set ICON RAM address

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   | 0   | 1   | 0   | 0   | AC3 | AC2 | AC1 | AC0 |

Set ICON RAM address to AC.

This instruction makes ICON data available from MPU.

When IS=1 at Extension mode.

The ICON RAM address is from "00H" to "0FH".

### Power/ICON control/Contrast set(high byte)

| RS | R/W | _ | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|---|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   |   | 0   | 1   | 0   | 1   | Ion | Вом | C5  | C4  |

### Ion: set ICON display on/off

When Ion = "High", ICON display on.

When Ion = "Low", ICON display off.

### Bon: switch booster circuit

Bon can only be set when internal follower is used (OPF1=0,OPF2=0).

When Bon = "High", booster circuit is turn on.

When Bon = "Low", booster circuit is turn off.

### C5,C4 : Contrast set(high byte)

C5,C4,C3,C2,C1,C0 can only be set when internal follower is used (OPF1=0,OPF2=0). They can more precisely adjust the input reference voltage of V0 generator. The details please refer to the supply voltage for LCD driver.

#### Follower control

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | )   | 0   | 1   | 1   | 0   | Fon | Rab | Rab | Rab |
| U  | U   | 0   | -   | •   | U   | FON | 2   | 1   | 0   |

#### > Fon: switch follower circuit

Fon can only be set when internal follower is used (OPF1=0,OPF2=0).

When Fon = "High", internal follower circuit is turn on.

When Fon = "Low", internal follower circuit is turn off.

Note that Fon must be set to "Low" if (OPF1, OPF2) is not (0,0).

#### Rab2,Rab1,Rab0 : V0 generator amplified ratio

Rab2,Rab1,Rab0 can only be set when internal follower is used (OPF1=0,OPF2=0). They can adjust the amplified ratio of V0 generator. The details please refer to the supply voltage for LCD driver.

#### Contrast set(low byte)

| RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0   | 0   | 1   | 1   | 1   | СЗ  | C2  | C1  | C0  |

#### > C3,C2,C1,C0:Contrast set(low byte)

C5,C4,C3,C2,C1,C0 can only be set when internal follower is used (OPF1=0,OPF2=0). They can more precisely adjust the input reference voltage of V0 generator. The details please refer to the supply voltage for LCD driver.

#### ■ Reset Function

#### **Initializing by Internal Reset Circuit**

An internal reset circuit automatically initializes the ST7036 when the power is turned on. The following instructions are executed during the initialization. The busy flag (BF) is kept in the busy state (BF = 1) until the initialization ends. The busy state lasts for 40 ms after VDD rises to stable.

- 1. Display clear
- 2. Function set:

DL = 1; 8-bit interface data

N = 0; 1-line display

DH=0; normal 5x8 font

IS[2:1]=(0,0); use instruction table 0

- 3. Display on/off control:
  - D = 0; Display off
  - C = 0; Cursor off
  - B = 0; Blinking off
- 4. Entry mode set:

I/D = 1; Increment by 1

S = 0; No shift

5. 3 line: FX=1

1/2 line: FX=0

6. ICON control

Ion=0; ICON off

7. Power control

BS=0; 1/5bias

Bon=0; booster off

Fon=0; follower off

(C5,C4,C3,C2,C1,C0)=(1,0,0,0,0,0)

(Rab2,Rab1,Rab0)=(0,1,0)

8. Double Height Position Select

UD=0, double height font is show on Com9~Com24.


#### Note:

If the electrical characteristics conditions listed under the table Power Supply Conditions Using Internal Reset Circuit are not met, the internal reset circuit will not operate normally and will fail to initialize the ST7036.

When internal Reset Circuit not operate, ST7036 can be reset by XRESET pin from MPU control signal.

## Initializing by Instruction


• 8-bit Interface (fosc=380kHz)



## > Initial Program Code Example For 8051 MPU(8 Bit Interface):

| INITIAL_START: CALL DELAY40mS MOV A,#38H ;FUNCTION SET |   |
|--|---|
| CALL DELAY40mS<br>MOV A,#38H ;FUNCTION SET             |   |
|  |   |
|  |   |
| CALL WRINS_NOCHK ;8 bit, N=1,5*7dot                    |   |
| CALL DELAY30uS   |   |
| MOV A,#38H ;FUNCTION SET                               |   |
| CALL WRINS_NOCHK ;8 bit, N=1,5*7dot                    |   |
| CALL DELAY30uS   |   |
| MOV A,#14H ;set bias                                   |   |
| CALL WRINS_CHK   |   |
| CALL DELAY30uS   |   |
| MOV A,#78H ;Contrast set adjustment                    |   |
| CALL WRINS_CHK   |   |
| CALL DELAY30uS   |   |
| MOV A,#5EH ;Power/ICON/Contrast control                | l |
| CALL WRINS_CHK   |   |
| CALL DELAY30uS   |   |
| MOV A,#6AH ;Follower control                           |   |
| CALL WRINS_CHK   |   |
| CALL DELAY30uS   |   |
| MOV A,#0CH ;DISPLAY ON                                 |   |
| CALL WRINS_CHK   |   |
| CALL DELAY30uS   |   |
| MOV A,#01H ;CLEAR DISPLAY                              |   |
| CALL WRINS_CHK   |   |
| CALL DELAY2mS  |   |
| MOV A,#06H ;ENTRY MODE SET                             |   |
| CALL WRINS_CHK ;CURSOR MOVES TO RIGHT                  | Т |
| CALL DELAY30uS   |   |
| ;<br>MAIN_START:                                       |   |
| XXXX   |   |
| XXXX   |   |
| XXXX   |   |
| XXXX   |   |
| ·  |   |
| WRINS_CHK:   |   |
| CALL CHK_BUSY  |   |
| WRINS_NOCHK:   |   |
| CLR RS ;EX: Port 3.0                                   |   |
| CLR RW ;EX: Port 3.1                                   |   |
| SETB E ;EX:Port 3.2                                    |   |
| MOV P1,A ;EX:Port 1=Data Bus                           |   |
| CLR E  |   |
| MOV P1,#FFH ;For Check Busy Flag                       |   |
| RET  |   |
| ;: CHK_BUSY: ;Check Busy Flag                          |   |
| CLR RS   |   |
| SETB RW  |   |
| SETB E   |   |
| JB P1.7,\$   |   |
| CLR E  |   |
| RET  |   |


#### 4-bit Interface (fosc=380kHz)



## > Initial Program Code Example For 8051 MPU(4 Bit Interface):

| ,          |   |   |                                  | xxxx  |                     |
|------------|---|---|----------------------------------|---|---------------------|
| INITIA     | L_STAF  | RT:   |                                  | ;   |                     |
|            | CALL  | DELAY40mS   |                                  | WRINS_CHK:                                      |                     |
|            |   | A,#30H  |                                  | CALL CHK_BUSY                                   |                     |
|            | CALL  | WRINS ONCE  | ; 8 bit, DL = 1                  | WRINS NOCHK:                                    |                     |
|            | CALL  | DELAY2mS  |                                  | PUSH A  |                     |
|            |   |   |                                  | ANL A,#F0H                                      |                     |
|            | MOV   | A #30H  | ; FUNCTION SET                   | CLR RS  | ;EX: Port 3.0       |
|            | CALL  |   | ; 8 bit, DL = 1                  | CLR RW  | ;EX: Port 3.1       |
|            | CALL  | DELAY30uS   | , 0 511, 52                      | SETB E  | ;EX: Port 3.2       |
|            | OALL  | DELATOUGO   |                                  | MOV P1,A  | ;EX:Port1=Data Bus  |
|            | MOV   | V #3UH  | ; FUNCTION SET                   | CLR E   | ,LX.FUITT-Data Dus  |
|            | CALL  |   | ; 8 bit, DL = 1                  |   |                     |
|            |   | _   | , 6 DII, DL = 1                  |   |                     |
|            | CALL  | DELAY30uS   |                                  | SWAP A  |                     |
|            | 0.41.1  | OLIK BUOM   |                                  | WRINS_ONCE:                                     |                     |
|            | CALL  | CHK_BUSY  |                                  | ANL A,#F0H                                      |                     |
|            | MOV   | A,#20H  | ; FUNCTION SET                   | CLR RS  |                     |
|            | CALL  |   | ; 4 bit, DL = 0                  | CLR RW  |                     |
|            | CALL  | DELAY30uS   |                                  | SETB E  |                     |
|            |   |   |                                  | MOV P1,A  |                     |
|            | MOV   |   | ; FUNCTION SET                   | CLR E   |                     |
|            | CALL  | WRINS CHK   | ; 4 bit, DL = 0, N = 1,          | MOV P1,#FFH                                     | ;For Check Bus Flag |
|            | CALL  | DELAY30uS   |                                  | RET   |                     |
|            |   |   | ,                                | ;   |                     |
|            | MOV   | A,#14H  | ;bias                            | CHK_BUSY:                                       | ;Check Busy Flag    |
|            |   | WRINS_CHK   | •                                | PUSH A  | , , ,               |
|            | CALL  | DELAY30uS   |                                  | MOV P1,#FFH                                     |                     |
|            | 0   |   |                                  | \$1   |                     |
|            | MOV   | A,#78H  | ;Contrast set                    | CLR RS  |                     |
|            |   | WRINS_CHK   | •                                | SETB RW   |                     |
|            | CALL  | DELAY30uS   |                                  | SETB E  |                     |
|            | 0, 122  | D   |                                  | MOV A,P1  |                     |
|            | MOV   | A,#5EH  | ;Power/ICON/Contrast             | CLR E   |                     |
|            |   | WRINS_CHK   | ,                                | MOV P1,#FFH                                     |                     |
|            | CALL  |   |                                  | · · · · · · · · · · · · · · · · · · ·           |                     |
|            |   | DELAY30uS   |                                  | CLR RS  |                     |
|            |   | DELAY30uS   |                                  | CLR RS<br>SETR RW                               |                     |
|            | MOV   |   | :Follower control                | SETB RW   |                     |
|            |   | A,#6AH  | ;Follower control                | SETB RW<br>SETB E                               |                     |
|            | CALL  | A,#6AH<br>WRINS_CHK   | ;Follower control                | SETB RW<br>SETB E<br>NOP                        |                     |
|            |   | A,#6AH  | ;Follower control                | SETB RW<br>SETB E<br>NOP<br>CLR E               |                     |
|            | CALL<br>CALL  | A,#6AH<br>WRINS_CHK<br>DELAY30uS  |                                  | SETB RW<br>SETB E<br>NOP<br>CLR E<br>JB A.7,\$1 |                     |
|            | CALL<br>CALL<br>MOV   | A,#6AH<br>WRINS_CHK<br>DELAY30uS<br>A,#0CH  | ;Follower control<br>;DISPLAY ON | SETB RW SETB E NOP CLR E JB A.7,\$1 POP A       |                     |
|            | CALL<br>CALL<br>MOV<br>CALL                                       | A,#6AH<br>WRINS_CHK<br>DELAY30uS<br>A,#0CH<br>WRINS_CHK   |                                  | SETB RW<br>SETB E<br>NOP<br>CLR E<br>JB A.7,\$1 |                     |
|            | CALL<br>CALL<br>MOV   | A,#6AH<br>WRINS_CHK<br>DELAY30uS<br>A,#0CH  |                                  | SETB RW SETB E NOP CLR E JB A.7,\$1 POP A       |                     |
|            | CALL<br>CALL<br>MOV<br>CALL<br>CALL                               | A,#6AH<br>WRINS_CHK<br>DELAY30uS<br>A,#0CH<br>WRINS_CHK<br>DELAY30uS  | ;DISPLAY ON                      | SETB RW SETB E NOP CLR E JB A.7,\$1 POP A       |                     |
|            | CALL CALL MOV CALL CALL MOV                                       | A,#6AH<br>WRINS_CHK<br>DELAY30uS<br>A,#0CH<br>WRINS_CHK<br>DELAY30uS<br>A,#01H                                |                                  | SETB RW SETB E NOP CLR E JB A.7,\$1 POP A       |                     |
|            | CALL CALL MOV CALL CALL MOV CALL                                  | A,#6AH<br>WRINS_CHK<br>DELAY30uS<br>A,#0CH<br>WRINS_CHK<br>DELAY30uS<br>A,#01H<br>WRINS_CHK                   | ;DISPLAY ON                      | SETB RW SETB E NOP CLR E JB A.7,\$1 POP A       |                     |
|            | CALL CALL MOV CALL CALL MOV                                       | A,#6AH<br>WRINS_CHK<br>DELAY30uS<br>A,#0CH<br>WRINS_CHK<br>DELAY30uS<br>A,#01H<br>WRINS_CHK                   | ;DISPLAY ON                      | SETB RW SETB E NOP CLR E JB A.7,\$1 POP A       |                     |
|            | CALL CALL MOV CALL CALL MOV CALL CALL                             | A,#6AH<br>WRINS_CHK<br>DELAY30uS<br>A,#0CH<br>WRINS_CHK<br>DELAY30uS<br>A,#01H<br>WRINS_CHK<br>DELAY2mS       | ;DISPLAY ON<br>;CLEAR DISPLAY    | SETB RW SETB E NOP CLR E JB A.7,\$1 POP A       |                     |
|            | CALL CALL CALL MOV CALL CALL MOV CALL CALL MOV                    | A,#6AH WRINS_CHK DELAY30uS  A,#0CH WRINS_CHK DELAY30uS  A,#01H WRINS_CHK DELAY2mS  A,#06H                     | ;DISPLAY ON                      | SETB RW SETB E NOP CLR E JB A.7,\$1 POP A       |                     |
|            | CALL CALL MOV CALL CALL MOV CALL CALL MOV CALL                    | A,#6AH WRINS_CHK DELAY30uS  A,#0CH WRINS_CHK DELAY30uS  A,#01H WRINS_CHK DELAY2mS  A,#06H WRINS_CHK           | ;DISPLAY ON<br>;CLEAR DISPLAY    | SETB RW SETB E NOP CLR E JB A.7,\$1 POP A       |                     |
|            | CALL CALL CALL MOV CALL CALL MOV CALL CALL MOV                    | A,#6AH WRINS_CHK DELAY30uS  A,#0CH WRINS_CHK DELAY30uS  A,#01H WRINS_CHK DELAY2mS  A,#06H WRINS_CHK           | ;DISPLAY ON<br>;CLEAR DISPLAY    | SETB RW SETB E NOP CLR E JB A.7,\$1 POP A       |                     |
| ;          | MOV<br>CALL<br>CALL<br>MOV<br>CALL<br>CALL<br>MOV<br>CALL<br>CALL | A,#6AH WRINS_CHK DELAY30uS  A,#0CH WRINS_CHK DELAY30uS  A,#01H WRINS_CHK DELAY2mS  A,#06H WRINS_CHK DELAY30uS | ;DISPLAY ON<br>;CLEAR DISPLAY    | SETB RW SETB E NOP CLR E JB A.7,\$1 POP A       |                     |
| ;<br>MAIN_ | CALL CALL MOV CALL CALL MOV CALL CALL CALL START                  | A,#6AH WRINS_CHK DELAY30uS  A,#0CH WRINS_CHK DELAY30uS  A,#01H WRINS_CHK DELAY2mS  A,#06H WRINS_CHK DELAY30uS | ;DISPLAY ON<br>;CLEAR DISPLAY    | SETB RW SETB E NOP CLR E JB A.7,\$1 POP A       |                     |
| ;<br>MAIN_ | CALL MOV CALL CALL MOV CALL CALL MOV CALL CALL START              | A,#6AH WRINS_CHK DELAY30uS  A,#0CH WRINS_CHK DELAY30uS  A,#01H WRINS_CHK DELAY2mS  A,#06H WRINS_CHK DELAY30uS | ;DISPLAY ON<br>;CLEAR DISPLAY    | SETB RW SETB E NOP CLR E JB A.7,\$1 POP A       |                     |
| ;<br>MAIN_ | CALL CALL MOV CALL CALL MOV CALL CALL CALL START                  | A,#6AH WRINS_CHK DELAY30uS  A,#0CH WRINS_CHK DELAY30uS  A,#01H WRINS_CHK DELAY2mS  A,#06H WRINS_CHK DELAY30uS | ;DISPLAY ON<br>;CLEAR DISPLAY    | SETB RW SETB E NOP CLR E JB A.7,\$1 POP A       |                     |

Serial interface & IIC interface ( fosc = 380kHz )



**RET** 


#### Initial Program Code Example For 8051 MPU (Serial Interface): **INITIAL START:** CALL HARDWARE\_RESET CALL DELAY40mS MOV A,#38H ;FUNCTION SET CALL WRINS NOCHK ;8 bit, N=1,5\*7dot CALL DELAY30uS MOV A,#39H ;FUNCTION SET CALL WRINS NOCHK ;8 bit, N=1,5\*7dot,IS=1 CALL DELAY30uS MOV A,#14H ;bias CALL WRINS NOCHK CALL DELAY30uS MOV A,#78H :Contrast set CALL WRINS NOCHK CALL DELAY30uS ;Power/ICON/Contrast control MOV A,#5EH CALL WRINS\_NOCHK CALL DELAY30uS MOV A,#6AH ;Follower control CALL WRINS NOCHK CALL DELAY200mS ;for power stable ;DISPLAY ON MOV A,#0CH CALL WRINS NOCHK CALL DELAY30uS MOV A,#01H ;CLEAR DISPLAY CALL WRINS NOCHK CALL DELAY2mS MOV A,#06H **;ENTRY MODE SET** CALL WRINS\_NOCHK ; CURSOR MOVES TO RIGHT CALL DELAY30uS MAIN START: XXXX **XXXX** XXXX XXXX WRINS NOCHK: PUSH 1 MOV R1,#8 CLR RS \$1 **RLC** Α MOV SI,C SETB SCL NOP CLR SCL DJNZ R1,\$1 POP CALL DLY1.5mS

## ■ Interfacing to the MPU


The ST7036 can send data in two 4-bit operations/one 8-bit operation, serial 1 bit operation or fast I<sup>2</sup>C operation, thus allowing interfacing with 4-bit, 8-bit or I<sup>2</sup>C MPU.

For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. Bus lines DB0 to DB3 are disabled. The data transfer between the ST7036 and the MPU is completed after the 4-bit data has been transferred twice. As for the order of data transfer, the four high order bits (for 8-bit operation, DB4 to DB7) are transferred before the four low order bits (for 8-bit operation, DB0 to DB3). The busy flag must be checked (one instruction) after the 4-bit data has been transferred twice. Two more 4-bit operations then transfer the busy flag and address counter data.


#### Example of busy flag check timing sequence




#### Intel 8051 interface(4 Bit)



- For 8-bit interface data, all eight bus lines (DB0 to DB7) are used.
- Example of busy flag check timing sequence




#### > Intel 8051 interface(8 Bit)




#### • 4-wire SPI serial interface


#### Example of timing sequence




#### Intel 8051 interface ( Serial 4-line )



- I <sup>2</sup>C interface data (ST7063i only).
- > Example of timing sequence




#### > Intel 8051 interface ( I<sup>2</sup>C interface )




## ■ Supply Voltage for LCD Drive


 When external bias resistors are used (OPF1=1,OPF2=1)




 When built-in bias resistors(9.6KΩ) are used (OPF1=1,OPF2=0)




#### When built-in bias resistors(3.3KΩ) are used (OPF1=0,OPF2=1)




 When built-in voltage followers with external Vout are used (OPF1=0,OPF2=0 and instruction setting Bon=0,Fon=1)




#### When built-in booster and voltage followers are used(OPF1=0,OPF2=0)



## Note: Ensure V0 level stable, that must let |Vout-V0| over 0.5V(if panel size over 4.5",the |Vout-V0| propose over 0.8V).




#### > V0 voltage follower value calculation



V0=(1+ 
$$\frac{\text{Rb}}{\text{Ra}}$$
 ) x Vref  
While Vref=VDD x(  $\frac{\alpha$  +36}{100} )

| C5 | C4 | C3 | C2 | C1 | C0 | α  |  |  |  |
|----|----|----|----|----|----|----|--|--|--|
| 0  | 0  | 0  | 0  | 0  | 0  | 0  |  |  |  |
| 0  | 0  | 0  | 0  | 0  | 1  | 1  |  |  |  |
| 0  | 0  | 0  | 0  | 1  | 0  | 2  |  |  |  |
|    | :  |    |    |    |    |    |  |  |  |
|    |    |    | :  |    |    | :  |  |  |  |
| 1  | 1  | 1  | 1  | 0  | 1  | 61 |  |  |  |
| 1  | 1  | 1  | 1  | 1  | 0  | 62 |  |  |  |
| 1  | 1  | 1  | 1  | 1  | 1  | 63 |  |  |  |


| Rab2 | Rab1 | Rab0 | 1+Rb/Ra |
|------|------|------|---------|
| 0    | 0    | 0    | 1       |
| 0    | 0    | 1    | 1.25    |
| 0    | 1    | 0    | 1.5     |
| 0    | 1    | 1    | 1.8     |
| 1    | 0    | 0    | 2       |
| 1    | 0    | 1    | 2.5     |
| 1    | 1    | 0    | 3       |
| 1    | 1    | 1    | 3.75    |



#### The recommended curve: follower = 04H

#### Notes:

- 1. Vout  $\ge$  V0  $\ge$  V1  $\ge$  V2  $\ge$  V3  $\ge$  V4  $\ge$  Vss must be maintained.
- 2. If the calculation value of V0 is higher than Vout, the real V0 value will saturate to Vout.
- 3. internal built-in booster can only be used when OPF1=0,OPF2=0.




#### The recommended curve: followe=01H

#### Notes:

- 1. Vout  $\ge$  V0  $\ge$  V1  $\ge$  V2  $\ge$  V3  $\ge$  V4  $\ge$  Vss must be maintained.
- 2. If the calculation value of V0 is higher than Vout, the real V0 value will saturate to Vout.
- 3. internal built-in booster can only be used when OPF1=0,OPF2=0.

## **■** AC Characteristics

#### • 68 Interface




(Ta =25°C)

| Item                | Signal   | Symbol       | Condition   | VDD=2.7 to 4.5V<br>Rating |      | VDD=4.5 to 5.5V<br>Rating |      | Units                                 |
|---------------------|----------|--------------|-------------|---------------------------|------|---------------------------|------|---------------------------------------|
| nem                 | Olgilai  | Cymbol       | Condition   | Min.                      | Max. | Min.                      | Max. | • • • • • • • • • • • • • • • • • • • |
| Address hold time   | RS       | <b>t</b> AH6 | _           | 20                        | -    | 20                        | -    | ns                                    |
| Address setup time  | RS       | taw6         |             | 20                        | -    | 20                        | -    | 113                                   |
| System cycle time   | RS       | tcyc6        | _           | 400                       | -    | 280                       | -    | ns                                    |
| Data setup time     | D0 to D7 | tDS6         |             | 100                       | -    | 80                        | -    | 20                                    |
| Data hold time      | D0 to D7 | <b>t</b> DH6 | _           | 40                        | -    | 20                        | -    | ns                                    |
| Access time         | D0 to D7 | tacc6        |             | -                         | 500  | -                         | 400  |                                       |
| Output disable time | D0 to D7 | <b>t</b> он6 | CL = 100 pF | 300                       | -    | 150                       | -    | ns                                    |
| Enable H pulse time | Е        | <b>t</b> EWH | _           | 200                       | -    | 120                       | -    | ns                                    |
| Enable L pulse time | Е        | tewL         | _           | 150                       | -    | 130                       | -    | ns                                    |

Note: All timing is specified using 20% and 80% of  $\ensuremath{\text{VDD}}$  as the reference.

#### • 4-wire SPI interface




(Ta = 25°C)

| Item                | Signal  | Symbol       | Condition |      | 7 to 4.5V<br>ting | VDD=4.5 to 5.5V<br>Rating |      | Units |
|---------------------|---------|--------------|-----------|------|-------------------|---------------------------|------|-------|
|                     | Oigilai | <b>- 5,</b>  |           | Min. | Max.              | Min.                      | Max. | Omito |
| Serial Clock Period |         | tscyc        |           | 200  | -                 | 100                       | -    |       |
| SCL "H" pulse width | SCL     | <b>t</b> shw | _         | 20   | -                 | 20                        | -    | ns    |
| SCL "L" pulse width | İ       | <b>t</b> slw |           | 160  | -                 | 120                       | -    |       |
| Address setup time  | - RS    | tsas         |           | 10   | -                 | 10                        | -    | ns    |
| Address hold time   | , Ko    | tsан         | ] —       | 250  | -                 | 150                       | -    |       |
| Data setup time     | - SI    | tsds         |           | 10   | -                 | 10                        | -    | ns    |
| Data hold time      | 31      | tsdн         |           | 10   | -                 | 20                        | -    |       |
| CS SCI time         | 00      | tcss         |           | 20   | -                 | 20                        | -    |       |
| CS-SCL time         | CS      | tсsн         |           | 350  | -                 | 200                       | -    | ns    |

 $<sup>^{\</sup>star}1$  All timing is specified using 20% and 80% of VDD as the standard.


### • I2C interface (ST7036i only)



( Ta = 25°C )

| Item   | Signal  | Symbol              | Condition | VDD=2.7 to 4.5V<br>Rating |      | VDD=4.5 to 5.5V<br>Rating |      | Units |
|--|---------|---------------------|-----------|---------------------------|------|---------------------------|------|-------|
| item   | Oigilai | Cymbol              | Condition | Min.                      | Max. | Min.                      | Max. | Omto  |
| SCL clock frequency                              |         | f <sub>SCLK</sub>   |           | DC                        | 300K | DC                        | 400  | kHz   |
| SCL clock low period                             | SCL     | $t_{LOW}$           | _         | 2.5                       | _    | 1.3                       | _    | 116   |
| SCL clock high period                            |         | t <sub>HIGH</sub>   |           | 0.6                       | _    | 0.6                       | _    | μs    |
| Data set-up time                                 | SDA     | t <sub>SU;DAT</sub> |           | 1800                      | _    | 700                       | _    | ns    |
| Data hold time                                   | JUA     | t <sub>HD:DAT</sub> |           | 0                         | 0.5  | 0                         | 0.5  | μs    |
| SCL,SDA rise time                                | SCL,    | t <sub>r</sub>      |           | 20+0.1C <sub>b</sub>      | 300  | 20+0.1C <sub>b</sub>      | 300  | ns    |
| SCL,SDA fall time                                | SDA     | t <sub>f</sub>      | _         | 20+0.1C <sub>b</sub>      | 300  | 20+0.1C <sub>b</sub>      | 300  |       |
| Capacitive load represent by each bus line       |         | C <sub>b</sub>      | _         | _                         | 400  | _                         | 400  | pf    |
| Setup time for a repeated START condition        | SDA     | t <sub>SU;STA</sub> | _         | 0.6                       | _    | 0.6                       | _    | μs    |
| Start condition hold time                        |         | t <sub>HD;STA</sub> | _         | 1.8                       | _    | 1.0                       |      | μs    |
| Setup time for STOP condition                    |         | t <sub>su;sto</sub> | _         | 0.6                       | _    | 0.6                       | _    | μs    |
| Bus free time between a Stop and START condition | SCL     | t <sub>BUF</sub>    | _         | 1.3                       | _    | 1.3                       | _    | μs    |


#### • Internal Power Supply Reset



#### Notes:

- toff compensates for the power oscillation period caused by momentary power supply oscillations.
- Specified at 4.5V for 5V operation, and at 2.7V for 3V operation.
- For if 2.7V/4.5V is not reached during 3V/5V operation, internal reset circuit will not operate normally.

#### Hardware reset(XRESET)



## ■ Absolute Maximum Ratings

| Characteristics       | Symbol           | Value                |  |  |
|-----------------------|------------------|----------------------|--|--|
| Power Supply Voltage  | VDD              | -0.3 to +7.0         |  |  |
| LCD Driver Voltage    | $V_{LCD}$        | 7.0- Vss to -0.3+Vss |  |  |
| Input Voltage         | V <sub>IN</sub>  | -0.3 to VDD+0.3      |  |  |
| Operating Temperature | T <sub>A</sub>   | -40°C to + 90°C      |  |  |
| Storage Temperature   | T <sub>STO</sub> | -55°C to + 125°C     |  |  |

## **■ DC Characteristics**

( TA =  $25^{\circ}$ C , VDD = 2.7 V)

| Symbol            | Characteristics                     | Test Condition   | Min.       | Тур. | Max.       | Unit |
|-------------------|-------------------------------------|--|------------|------|------------|------|
| VDD               | Operating Voltage                   | -  | 2.7        | -    | 4.5        | V    |
| $V_{LCD}$         | LCD Voltage                         | V0-Vss   | 2.7        | -    | 7.0        | V    |
| VIN               | Power Supply                        | -  | -          | -    | 3.5        | V    |
| I <sub>cc</sub>   | Power Supply Current                | VDD=3.0V<br>(Use internal<br>booster/follower circuit) | -          | 160  | 230        | uA   |
| V <sub>IH1</sub>  | Input High Voltage<br>(Except OSC1) | -  | 0.7<br>VDD | -    | VDD        | V    |
| $V_{IL1}$         | Input Low Voltage<br>(Except OSC1)  | -  | - 0.3      | -    | 0.8        | V    |
| $V_{\text{IH2}}$  | Input High Voltage<br>(OSC1)        | -  | 0.7<br>VDD | -    | VDD        | V    |
| $V_{IL2}$         | Input Low Voltage<br>(OSC1)         | -  | -          | -    | 0.2<br>VDD | V    |
| V <sub>OH</sub>   | Output High Voltage<br>(DB0 - DB7)  | I <sub>OH</sub> = -1.0mA                               | 0.7<br>VDD | ı    | 1          | ٧    |
| V <sub>OL</sub>   | Output Low Voltage<br>(DB0 - DB7)   | I <sub>OL</sub> = 1.0mA                                | -          | -    | 0.8        | V    |
| R <sub>COM</sub>  | Common Resistance                   | $V_{LCD} = 4V, I_{d} = 0.05mA$                         | -          | 2    | 20         | KΩ   |
| R <sub>SEG</sub>  | Segment Resistance                  | $V_{LCD} = 4V, I_{d} = 0.05mA$                         | -          | 2    | 30         | ΚΩ   |
| I <sub>LEAK</sub> | Input Leakage<br>Current            | V <sub>IN</sub> = 0V to VDD                            | -1         | -    | 1          | μА   |
| I <sub>PUP</sub>  | Pull Up MOS Current                 | VDD = 3V   | 20         | 30   | 40         | μА   |
| fosc              | Oscillation frequency               | VDD = 3V,1/17duty                                      | 350        | 540  | 1100       | kHz  |


## **■ DC Characteristics**

( TA =  $25^{\circ}$ C, VDD = 4.5 V)


| Symbol            | Characteristics                     | Test Condition   | Min.       | Тур. | Max. | Unit |
|-------------------|-------------------------------------|--|------------|------|------|------|
| VDD               | Operating Voltage                   | -  | 4.5        | -    | 5.5  | V    |
| $V_{LCD}$         | LCD Voltage                         | V0-Vss   | 2.7        | -    | 7.0  | V    |
| VIN               | Power Supply -                      |  | -          | -    | 3.5  | V    |
| I <sub>CC</sub>   | Power Supply Current                | VDD=5.0V<br>(Use internal<br>booster/follower circuit) | -          | 240  | 340  | μА   |
| V <sub>IH1</sub>  | Input High Voltage<br>(Except OSC1) | -  | 0.7<br>VDD | -    | VDD  | V    |
| V <sub>IL1</sub>  | Input Low Voltage<br>(Except OSC1)  | -  | -0.3       | -    | 0.8  | V    |
| V <sub>IH2</sub>  | Input High Voltage<br>(OSC1)        | -  | 0.7<br>VDD | -    | VDD  | V    |
| $V_{IL2}$         | Input Low Voltage<br>(OSC1)         | -  | -          | -    | 1.0  | V    |
| V <sub>OH</sub>   | Output High Voltage<br>(DB0 - DB7)  | I <sub>OH</sub> = -1.0mA                               | 0.8<br>VDD | -    | VDD  | V    |
| V <sub>OL</sub>   | Output Low Voltage<br>(DB0 - DB7)   | I <sub>OL</sub> = 1.0mA                                | -          | -    | 0.8  | V    |
| R <sub>COM</sub>  | Common Resistance                   | $V_{LCD} = 4V, I_{d} = 0.05mA$                         | -          | 2    | 20   | ΚΩ   |
| R <sub>SEG</sub>  | Segment Resistance                  | $V_{LCD} = 4V, I_{d} = 0.05mA$                         | -          | 2    | 30   | ΚΩ   |
| I <sub>LEAK</sub> | Input Leakage<br>Current            | V <sub>IN</sub> = 0V to VDD                            | -1         | -    | 1    | μА   |
| I <sub>PUP</sub>  | Pull Up MOS Current                 | VDD = 5V   | 65         | 95   | 125  | μА   |
| fosc              | Oscillation frequency               | VDD = 5V,1/17duty                                      | 350        | 540  | 1100 | kHz  |

## **■ LCD Frame Frequency**


1/16 Duty(ST7066U normal mode); Assume the oscillation frequency is 540KHZ, 1 clock cycle time
 = 1.85us, 1/16 duty; 1/5 bias, 1 frame = 1.85us x 200 x 16 = 5.92ms=168.9Hz(SHLC and SHLS connect to High)




• 1/17 Duty(Extension mode); Assume the oscillation frequency is 540KHZ, 1 clock cycle time = 1.85us, 1/17 duty; 1/5 bias, 1 frame =1.85us x 200 x 17 = 6.29ms=159Hz(SHLC and SHLS connect to High)




1/8 Duty(ST7066U normal mode); Assume the oscillation frequency is 540KHZ, 1 clock cycle time = 1.85us, 1/8 duty; 1/4 bias,1 frame = 1.85us x 400 x 8 = 5.92ms=168.9Hz(SHLC and SHLS connect to High)




1/9 Duty(Extension mode); Assume the oscillation frequency is 540KHZ, 1 clock cycle time = 1.85us, 1/9 duty; 1/4 bias,1 frame = 1.85us x 400 x 9 = 6.66ms=150Hz(SHLC and SHLS connect to High)




● 1/25 Duty( Extension mode and 3-line ); Assume the oscillation frequency is 540KHZ, 1 clock cycle time = 1.85us, 1/25 duty; 1/4 bias, 1 frame = 1.85us x 160 x 25 = 7.40ms=135.1Hz(SHLC and SHLS connect to High)



## ■ I/O Pad Configuration





#### ■ LCD and ST7036 Connection

SHLC/SHLS ITO option pin can select at different direction for LCD panel

Com normal direction/Seg normal direction

# ABCDEFGHIJKLMNOP ABCDEFGHIJKLMNOP ABCDEFGHIJKLMNOP

3 line x 16 characters, SHLC=1 SHLS=1

Com normal direction/Seg reverse direction

# ABCDEFGHIJKLMNOP ABCDEFGHIJKLMNOP ABCDEFGHIJKLMNOP

3 line x 16 characters, SHLC=1, SHLS=0

Com reverse direction/Seg normal direction

## ABCDEFGHIJKLMNOP ABCDEFGHIJKLMNOP ABCDEFGHIJKLMNOP

3 line x 16 characters, SHLC=0, SHLS=1


Com reverse direction/Seg reverse direction



3 line x 16 characters, SHLC=0, SHLS=0


## ■ Application Circuit (Normal mode)

- > Use internal resistor(9.6K ohm) and contrast adjust with external VR.
- > Booster always off.
- ➤ Has 240 character of CGROM.
- Internal oscillator.



## ■ Application Circuit(Extension mode)


- > Use internal follower circuit.
- > Booster has 2 times pump.
- ➤ Has 240 character of CGROM.
- Internal oscillator.




When the heavy load is applied, the dotted line part could be added.

## ■ Application Circuit (for glass layout)


• ST7036 over Glass,6800 serial 8bit interface, with booster and follower circuit on



• ST7036 over Glass,6800 serial 4bit interface, with booster and follower circuit on



ST7036 over Glass, serial interface, with booster and follower circuit on



• ST7036 over Glass, I<sup>2</sup>C interface, with booster and follower circuit on

