

Sheet: CPU, RAM and ROM

File: CPU.sch

CLK10
RESET
A[1..23]
D[0..15]
AS
RDWR
RDWR
UDS
LDS
BERR
DTACK
FC[0..2]
IPL[0..2]
ED
VMAD
VPA
CS_SRAM
CS_ROM
HALT
CPU_RESET

Sheet: DRAM Interface

File: dram.sch

A[1..23]
D[0..15]
CASO
CASI
RASO
RASI
DRAM_WE
DRAM_MUX

Sheet: Power

File: power.sch

Sheet: Decode and Logic

File: decode.sch

CLK10
RESET
A[1..23]
AS
RDWR
RDWR
UDS
LDS
BERR
DTACK
FC[0..2]
IPL[0..2]
QVPA
CASO
CASI
RASO
RASI
DRAM_WE
DRAM_MUX
HALT
CPU_RESET

CS_ROM
CS_SRAM
CS_PIT
CS_KBD
CS_RTC
CS_DUART
CS_IDE
IDE_WR
IDE_RD
CS_EXTDATA[1..4]
CS_EXTREG[1..4]
EXT_UDS
EXT_LDS
DATCK_EXT
EXT_BERR
EXT_VPA
DATCK_68K
INT_DUART
INT_PS2
INT_PIT0
INT_PIT1
INT_IDE
EXTINT[1..3]

Sheet: Peripherals

File: peripherals.sch

CS_PIT
CS_KBD
CS_DUART
CLK10
RESET
RDWR
RDWR
DTACK_68K
EXT_PD[1..4]
INT_DUART
INT_PS2
INT_PIT0
INT_PIT1

Sheet: IDE Interface

File: ide.sch

INT_IDE
CS_IDE
IDE_WR
IDE_RD
D[0..15]
A[1..23]
RESET

Sheet: Expansion Bus









File: expansionbus.sch


A[1..23]
D[0..15]
E
CLK10
VMA
RESET
AS
LDS
UDS
RDWR
RDWR
EXT_UDS
EXT_LDS
DATCK_EXT
EXT_BERR
EXT_VPA
CS_EXTREG[1..4]
CS_EXTDATA[1..4]
EXT_PD[1..4]
EXT_INT[1..3]


- H101 MountingHole
- H102 MountingHole
- H103 MountingHole
- H104 MountingHole
- H105 MountingHole
- H106 MountingHole




Sheet: / File: yddraig68k.sch			
Title:			
Size: A3	Date:	Rev:	
KiCad E.D.A. kicad (5.1.10)–1		Id: 1/9	





	Sheet: /Power/ File: power.sch		
	Title:		
	Size: A4	Date:	Rev:
	KiCad E.D.A. kicad (5.1.10)-1		Id: 2/9



Sheet: /CPU, RAM and ROM/ File: CPU.sch			
Title:			
Size: A3	Date:	Rev:	
KiCad E.D.A. kicad (5.1.10)-1		Id: 3/9	







Sheet: /IDE Interface/
File: ide.sch

Title:

Size: A4

Date:

KiCad E.D.A. kicad (5.1.10)-1

Rev:

Id: 6/9

