

Cyclone® IV FPGA Product Table

Version 2025.09.24

Product Line Product Line		Cyclone IV GX FPGAs ¹							Cyclone IV E FPGAs ¹								
		EP4CGX15	EP4CGX22	EP4CGX30	EP4CGX50	EP4CGX75	EP4CGX110	EP4CGX150	EP4CE6	EP4CE10	EP4CE15	EP4CE22	EP4CE30	EP4CE40	EP4CE55	EP4CE75	EP4CE115
Resources	LEs(K)	14	21	29	50	74	109	150	6	10	15	22	29	40	56	75	114
	M9K memory blocks	60	84	120	278	462	666	720	30	46	56	66	66	126	260	305	432
	Embedded memory (Kb)	540	756	1,080	2,502	4,158	5,490	6,480	270	414	504	594	594	1,134	2,340	2,745	3,888
	18 x 18 multipliers	0	40	80	140	198	280	360	15	23	56	66	66	116	154	200	266
Clocks, Maximum I/O Pins, and Architectural Features	Global clock networks	20	20	20/30	30	30	30	30	10	10	20	20	20	20	20	20	20
	PLLs	3	4	4/6	8	8	8	8	2	2	4	4	4	4	4	4	4
	(O voltage levels supported (V) 1.2, 1.5, 1.8, 2.5, 3.0, 3.3																
	I/O standards supported	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, SSTL-18 (1 and II), SSTL-15 (I and II), SSTL-2 (I and II), HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), Differential SSTL-18 (I and II), Differential HSTL-18 (I and II), Differential HSTL-12															
	Emulated LVDS channels	9	40	40	73	73	139	139	66	66	137	52	224	224	160	178	230
	Maximum LVDS pairs, 840 Mbps (receive/transmit)	7/7	14/14	14/14	49/49	49/49	59/59	59/59	-	-	-	-	-	-	-	-	-
	Transceiver count ² (2.5 Gbps/3.124 Gbps)	2/0	2,0/4,0	4,0/0,43	0,8	0,8	0,8	0,8	-	-	-	-	-	-	-	-	-
	PCI Express hardened IP blocks (Base specification, Rev 1.1, 2.0, and so on)	1	1	1	1	1	1	1	-	-	-	-	-	-	-	+	-
	Memory devices supported	emory devices supported DDR2, DDR, SDR															
Package Options and I/O Pins: General-Purpose I/O (GPIO) Count and Transceiver Count																	
E144 pin ⁴ (22 mm, 0.5 mm pitch)		_	-	-	-	-	-	-	91	91	81	79	-	-	-	-	_
	M164 pin (8 mm, 0.5 mm pitch)		-	-	-	-	-	-	-	-	89	-	-	-	-	-	_
M256 pin (9 mm, 0.5 mm pitch)		-	-	-	-	-	-	-	-	-	165	-	-	-	-	-	-
	U256 pin (14 mm, 0.8 mm pitch)		-	-	-	-	-	-	179	179	165	153	-	-	-	-	-
U48- (19 m	4 pin ım, 0.8 mm pitch)	-	-	-	-	-	-	-	-	-	-	-	-	328	324	292	
F169 (14 m	pin ım, 1.0 mm pitch)	72, 2	72,2	72,2	-	-	-	-	-	-	-	-	-	-	-	-	-
F256 (17 m	pin m, 1.0 mm pitch)	-	-	-	-	-	-	-	179	179	165	153	-	-	-	-	_
F324 (19 m	pin Im, 1.0 mm pitch)	-	150, 4	150,4	-	-	-	-	-	-	-	-	193	193	-	-	_
F484 (23 r	l pin nm, 1.0 mm pitch)			290,4	290,4	290,4	270,4	270, 4	-	-	343	-	328	328	324	292	280
F672 (27 n	pin nm, 1.0 mm pitch)	-	-	-	310, 8	310, 8	393,8	393,8	-	-	-	-	-	-	_	-	-
F780 (29 r) pin nm, 1.0 mm pitch)	-	-	-	-	-	-	-	-	-	-	-	532	532	374	426	528
F896 (31 m	pin ım, 1.0 mm pitch)	-	-	-	-	-	475,8	475, 8	-	-	-	-	-	-	-	-	

Notes:

- $1.\,All\,data\,is\,correct\,at\,the\,time\,of\,printing, and\,may\,be\,subject\,to\,change\,without\,prior\,notice.\,For\,the\,latest\,information,\,please\,visit\,\underline{www.intel.com/fpga}.$
- 2. Transceiver performance varies by product line and package offering.
- 3. EP4CGX30 supports 3.125 Gbps transceivers only in F484 package option.
- 4. Enhanced thin quad flat pack (EQFP).

- $\begin{tabular}{ll} \hline \end{tabular} Values on left indicate available user I/O pins; values at the right indicate the 2.5 Gbps or 3.125 Gbps transceiver count. \\ \end{tabular}$
- Pin migration (same Vcc, GND, ISP, and input pins). User I/Os may be less than labeled for pin migration.

© Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.

Gen-1036-1.8

1