```
module cu contrl(
    input clk,
    input fetch,
    input rst,
    output reg cu ena
    ):
    always @ (posedge clk)
    begin
        if(!rst)
         begin
             cu ena=0;
         end
         else if(fetch)
         begin
             cu ena=1;
         end
    end
endmodule
```