```
module mdr(
                                                else if(mdr ena)
    input clk, //clock
                                                    begin
    input rst, //reset
                                                        case(mdr sel)
    input mdr ena, //mdr enable
                                                        regin1:
    input [1:0] mdr sel, //data
                                                        begin
select
                                                             reg out=reg in1;
    input [15:0] reg in1, //signal
                                                            mem out=16'hz;
from register
                                                        end
    input [15:0] reg in2,
                                                        regin2:
    input [15:0] mem in, //signal
                                                        begin
from memory
                                                             reg out=reg in2;
    output reg [15:0] mem out,
                                                            mem out=16'hz;
//output to data bus
                                                        end
    output reg [15:0] reg out
                                                        memin:
//output to instruction register
                                                        begin
    );
                                                             reg out=16'hz;
                                                            mem out=mem in;
    parameter regin1=2'b01,
                                                        end
              regin2=2'b10,
                                                        default:
              memin=2'b11;
                                                        begin
    always @ (posedge clk or negedge
                                                             reg out=16'hz;
rst)
                                                            mem out=16'hz;
                                                        end
begin
        if(!rst)
                                                        endcase
        begin
                                                    end
            reg out=16'h0000;
                                                end
            mem_out=16'h0000;
                                            endmodule
        end
```