```
module mar(
    input clk, //clock signal, "fetch" in clock.v
    input rst, //reset signal
    input mar ena, //whether enable memory address register or not
    input [1:0] mar sel,//select the address source
    input [15:0] ir addr1, //data from register
    input [15:0] ir addr2, //data from register
    input [15:0] pc addr, //data from PC
    input [15:0] sp addr, //data from sp
    output reg [15:0] mar addr //memory address
    );
    parameter pc=2'b00,//from PC
              dr=2'b01,//from reg out1[DR]
              sr=2'b10,//from reg out2[SR]
              sp=2'b11;//from sp
    always @ (posedge clk)
    begin
        if(!rst)
        begin
            mar addr=16'h0000; //reset the address
        end
        else if(mar ena)
        begin
            case(mar sel)
            pc:
            mar_addr=pc_addr;
            dr:
            mar addr=ir addr1;
            sr:
            mar addr=ir addr2;
            sp:
            mar addr=sp addr;
            endcase
        end
    end
endmodule
```