```
clk
          reg out1[15..0]
rst
          reg_out2[15..0]
reg read1
reg read2
addr1[2..0]
addr2[2..0]
reg write1
reg write2
data in1[15..0]
data in2[15..0]
data in3[15..0]
```