```
module instreg(
   input clk, //clock, "fetch" in clock.v
   input rst, //reset the instruction register
   input [15:0] data, //data from the bus
   output reg [15:0] ir out  //current value of the instruction register
   );
   always @ (posedge clk)
   begin
      if(!rst)
      begin
          ir out=16'h0000;
      end
      else if(ir ena) //now bus tranfer instruction to variable data
      begin
          ir out=data; //in this case, data is the instruction from bus
      end
   end
endmodule
```