```
module regarray(
                                            else if(reg read1)
    input clk,
                                            begin
    input rst,
    input reg_read1,
                                            reg_out1=register[addr1];
    input reg read2,
                                                         reg out2=16'hz;
    input [2:0] addr1,//address
                                            end
    input [2:0] addr2,
                                            else if(reg read2)
    input reg write1,//write control
                                            begin
signal
                                                         reg out1=16'hz;
    input reg write2,
    input [15:0] data in1,//three
                                            reg out2=register[addr2];
data inputs
                                            end
    input [15:0] data in2,
                                            else.
    input [15:0] data_in3,
                                            begin
    output reg [15:0]
                                                         case({reg write1,
reg out1,//output data from port 1
                                            reg write2})
or 2
                                                         2'b11:
    output reg [15:0] reg out2,
                                                         begin
    output [15:0] port
    );
                                            register[addr1]=data in1;
    reg [15:0] register [7:0];
    assign port = register[7];
                                            register[addr2]=data_in2;
    parameter num=8;//number of
                                                         end
registers
                                                         2'b01:
    integer i;
                                                         begin
    always @ (posedge clk)
    begin
                                            register[addr1]=data_in3;
        if(!rst)
                                                         end
        begin
                                                         2'b10:
            for(i=0;i<num;i=i+1)</pre>
                                                         begin
register[i]=16'h0000;//reset the
                                            register[addr1]=data_in1;
data in each register
                                                         end
        end
                                                         endcase
        else
                                                     end
if(reg read1&&reg read2)
                                                 end
begin
                                            endmodule
reg out1=register[addr1];
reg out2=register[addr2];
end
```