```
module divider(
    input rst.
    input [2:0] clkcon,
    input clkin,
                         //100MHz
    output reg clkout=0 //Hz
    );
    integer cnt=0;
    integer num=30 00000;
    always @ (posedge clkin)
    begin
        if(!rst)
            casex(clkcon)
                 3'b000:
                 begin num=80 00000; cnt=0; end
                 3'h001:
                 begin num=20 00000; cnt=0; end
                 3'h010:
                 begin num=10 00000; cnt=0; end
                 3'b011:
                begin num=3 50000; cnt=0; end
                 3'h100:
                 begin num=1 00000; cnt=0; end
                 3'h101:
                 begin num=4 0000; cnt=0; end
                 3'h110:
                 begin num=700; cnt=0; end
            endcase
        else
        begin
            if(cnt==num)
            begin
                 clkout=~clkout;
                cnt=0;
            end
            else
                cnt=cnt+1:
        end
    end
endmodule
```