```
divider DIVIDER(.clkin(clkin), .clkout(clkout), .rst(reset), .clkcon(clkcon));
assign clk=(clkcon==3'b111)?hand:clkout;
clock CLOCK(.clk(clk), .clk r(clk1), .reset(reset), .fetch(fetch));
//controller
cu contrl CUCON(.clk(clk1), .cu ena(cu ena), .fetch(fetch), .rst(reset));
//control unit
cu
CU(.clk(clk1), .cu ena(cu ena), .flag in(flag in), .op(ir out[15:11]), .pc inc(pc inc),
.pc ena(pc ena), .ir ena(ir ena), .reg read1(reg read1), .reg read2(reg read2),
.reg write1(reg write1), .reg write2(reg write2), .alu data sel(alu data sel), .flag se
t(flag set),
.wr_m(wr_m), .rd_m(rd_m), .sp_pop(sp_pop), .sp_push(sp_push), .mar_sel(mar_sel), .mar_e
na(mar ena),
.mdr sel(mdr sel), .mdr ena(mdr ena), .alu ena(alu ena), .hlt(hlt), .io(io), .state(sta
te), .run(run)
);
//instruction register
instreg
INSREG(.ir out(ir out), .data(mem out), .ir ena(ir ena), .clk(clk1), .rst(reset));
//program counter
pc PC(.pc value(pc addr), .offset(ir out[10:0]), .pc inc(pc inc), .clk(clk1), .sw(sw),
.pc ena(pc ena), .rst(reset));
//stack pointer
sp SP(.clk(clk1), .rst(reset), .sp pop(sp pop), .sp push(sp push), .sp value(sp addr));
//flags
flags
FLAGS(.clk(clk1), .rst(reset), .flag set(flag set), .flag in(flag out), .flag value(fla
g in));
//register array
regarray
REGARRAY(.clk(clk1), .rst(reset), .reg read1(reg read1), .reg read2(reg read2),
.addr1(ir out[10:8]), .addr2(ir out[7:5]), .reg write1(reg write1), .reg write2(reg wri
.data in1(alu out), .data in2(hi), .data in3(mem out), .reg out1(a), .reg out2(b), .por
t(port)
);
//memory address register
mar MAR(.clk(clk1), .rst(reset), .mar_ena(mar_ena), .mar_sel(mar_sel), .ir_addr1(a),
.ir addr2(b), .pc addr(pc addr), .sp addr(sp addr), .mar addr(addr)
);
//memory data register
MDR(.clk(clk1), .rst(reset), .mdr ena(mdr ena), .mdr sel(mdr sel), .reg in1(a), .reg in
2(b),
.reg_out(outdata), .mem_in(indata), .mem out(mem out)
);
//arithmetic logic unit
alu ALU(.data_a(data_a), .data_b(data_b), .alu_ena(alu_ena), .alu_opr(ir_out[15:11]),
.clk(clk1), .flag in(flag in), .alu out(alu out), .flag out(flag out), .hi(hi));
//alu control unit
alu_in_contrl ALUCON(.clk(clk1), .in_a(a), .in_b(b), .data_a(data_a), .data_b(data_b),
.alu_sel(alu_data_sel), .imm(ir_out[7:0]));
```

//clock signal