```
module sp(
    input clk,
    input rst,
    input sp_pop,
    input sp_push,
    output reg [15:0] sp_value//stack top pointer, similiar to esp
    );
    always @ (posedge clk)
    begin
        if(!rst)
        begin
            sp value=16'h0200;
        end
        else
        begin
            if(sp push)
            begin
                 sp_value=sp_value+1'b1;
            end
            else if(sp pop)
            begin
                 sp value=sp value-1'b1;
            end
        end
    end
endmodule
```