Micrium

µC/OS-II for ARM Processors

(Supplement to AN-1014)
ARM and Thumb Mode

www.Micrium.com

Legend




Table of Contents


Task Level Context Switch - OSCtxSw()

Servicing Interrupts – IRQ


Servicing Interrupts - FIQ

Interrupt Level Context Switch - OS_IntCtxSw()


Task Level Context Switch Task Stack Frame (when task is created)




Task Level Context Switch Task running



Task Level Context Switch OS_TASK_SW() is invoked by the scheduler






```
OSCtxSw:
         SP!, {LR}
                         : Push return address
  STMFD
         SP!, {LR}
  STMFD
         SP!, {R0-R12}; Push registers
 STMFD
         R4, CPSR
                         : Push current CPSR
 MRS
         LR, #1
                         ; See if called from
 TST
                            Thumb mode
         R4, R4, \#0x20; If yes,
 ORRNE
                             Set the T-bit
         SP!, {R4}
  STMFD
```


OSCtxSw() starts by saving the current task's context onto the current task's stack.


You should note that the least significant bit of the LR is either set to 1 (indicating that OSCtxSw() was called from Thumb mode) or 0 (indicating it was called from an ARM mode function). If called by a Thumb function, we set the T bit in the saved CPSR so that we can resume Thumb mode when the task is resumed.

 I
 F
 T
 MODE

 CPSR:
 1
 1
 0
 0x13







```
OSCtxSw:

.
.
.
; OSPrioCur = OSPrioHighRdy

LDR R4,??OS_PrioCur

LDR R5,??OS_PrioHighRdy


LDRB R6,[R5]


STRB R6,[R4]
```


The new high priority is copied to the current priority.

```
        I
        F
        T
        MODE

        CPSR:
        1
        1
        0
        0x13
```








Task Level Context Switch - OSCtxSw()


Servicing Interrupts – IRQ


Servicing Interrupts - FIQ Interrupt Level Context Switch - OS_IntCtxSw()


Servicing Interrupts - IRQ Task running in SVC mode (ARM or Thumb)





Interrupt Context Switch




















```
OS_CPU_IRQ_ISR
:
LDMFD R1!, {R4-R6} ; (1)
STMFD SP!, {R4-R6} ; (2)


STMFD SP!, {R0} ; (3)
STMFD SP!, {R3} ; (4)
```

We now save the remaining interrupted task registers and the interrupted task's CPSR.

At this point, we saved the interrupted task's context onto its stack.

 I
 F
 T
 MODE

 CPSR:
 1
 1
 0
 0x13




```
OS_CPU_IRQ_ISR
:
LDR R0,??OSIntNesting ; OSIntNesting++
LDRB R1,[R0]
ADD R1,R1,#1
STRB R1,[R0]
```

We now increment <code>OSIntNesting</code> to tell $\mu\text{C/OS-II}$ that we are starting an ISR.

```
        I
        F
        T
        MODE

        CPSR:
        1
        1
        0
        0x13
```





```
OS_CPU_IRQ_ISR
:
   CMP R1,#1 ; if (OSIntNesting == 1) {
   BNE OS_CPU_IRQ_ISR_1
```

We now check to see if this is the first ISR and if not, we branch around the code shown on the next slide.

```
        I
        F
        T
        MODE

        CPSR:
        1
        1
        0
        0x13
```





```
OS_CPU_IRQ_ISR
:
OS_CPU_IRQ_ISR_1
   MSR   CPSR_c,#(NO_INT | IRQ32_MODE) (1)
;
LDR   R0,??OS_CPU_IRQ_ISR_Handler (2)
   MOV   LR,PC
   BX   R0
```


We now switch back to IRQ mode in order to process the ISR using the IRQ stack. This allows to reduce the RAM requirements on the task stack because all ISRs are processed on the IRQ stack.

We now call the code that will handle the ISR. We do this because it's typically easier to write this code in C instead of assembly language.

On a 32-bit bus, the CPU takes about 50 clock cycles to get to this point in the code.

 I
 F
 T
 MODE

 CPSR:
 1
 1
 0
 0x12



```
OS_CPU_IRQ_ISR:
:
MSR CPSR_c,#(NO_INT | SVC32_MODE) (1)


LDR R0,??OS_IntExit (2)
MOV LR,PC
BX R0
```

We now switch back to SVC mode because we are about to return to task level code.

We now call the $\mu\text{C/OS-II}$ scheduler to determine whether this (or any other nested interrupt) made a higher priority task ready to run. If this is the case, <code>OSIntExit()</code> will NOT return to <code>OS_CPU_IRQ_ISR()</code> but instead, will context switch to the new, more important task (via <code>OSIntCtxSw()</code> (described later).

I F T MODE

CPSR: 1 1 0 0x13




This code is executed if the interrupted task is still the most important task.

The CPSR of the interrupted task is thus retrieved from the interrupted task's stack and placed in the SPSR register (and NOT the CPSR).

 I
 F
 T
 MODE

 CPSR:
 1
 1
 0
 0x13



```
OS_CPU_IRQ_ISR:
:
LDMFD SP!, {R0-R12,LR,PC}^
```

This single instruction retrieves the task's registers from the new task's stack and copies the SPSR into the CPSR.

If the task was executing in Thumb mode, it will resume in Thumb mode. If the task was executing in ARM mode, it will resume in ARM mode.

I F T MODE


CPSR: 1 1 0 0x13

Task Level Context Switch – OSCtxSw()
Servicing Interrupts – IRQ


Servicing Interrupts - FIQ


Interrupt Level Context Switch - OS_IntCtxSw()


Servicing Interrupts - FIQ Task running in SVC mode (ARM or Thumb)





Interrupt Context Switch




















```
OS_CPU_FIQ_ISR
:
LDMFD R1!, {R4-R6} ; (1)
STMFD SP!, {R4-R6} ; (2)


STMFD SP!, {R0} ; (3)
STMFD SP!, {R3} ; (4)
```

We now save the remaining interrupted task registers and the interrupted task's CPSR.

At this point, we saved the interrupted task's context onto its stack.

 I
 F
 T
 MODE

 CPSR:
 1
 1
 0
 0x13




```
OS_CPU_FIQ_ISR
:
LDR R0,??OSIntNesting ; OSIntNesting++
LDRB R1,[R0]
ADD R1,R1,#1
STRB R1,[R0]
```

We now increment OSIntNesting to tell $\mu\text{C/OS-II}$ that we are starting an ISR.

```
        I
        F
        T
        MODE

        CPSR:
        1
        1
        0
        0x13
```





```
OS_CPU_FIQ_ISR
:
   CMP R1,#1 ; if (OSIntNesting == 1) {
   BNE OS_CPU_IRQ_ISR_1
```

We now check to see if this is the first ISR and if not, we branch around the code shown on the next slide.

```
        I
        F
        T
        MODE

        CPSR:
        1
        1
        0
        0x13
```






```
OS_CPU_FIQ_ISR
:
OS_CPU_FIQ_ISR_1
   MSR   CPSR_c,#(NO_INT | FIQ32_MODE) (1)
;
LDR   R0,??OS_CPU_FIQ_ISR_Handler (2)
   MOV   LR,PC
   BX   R0
```

We now switch back to FIQ mode in order to process the ISR using the FIQ stack. This allows to reduce the RAM requirements on the task stack because all ISRs are processed on the FIQ stack.

We now call the code that will handle the ISR. We do this because it's typically easier to write this code in C instead of assembly language.

On a 32-bit bus, the CPU takes about 50 clock cycles to get to this point in the code.




```
OS_CPU_FIQ_ISR:
:
MSR CPSR_c,#(NO_INT | SVC32_MODE) (1)

LDR R0,??OS_IntExit (2)
MOV LR,PC
BX R0
```


We now switch back to SVC mode because we are about to return to task level code.

We now call the $\mu\text{C/OS-II}$ scheduler to determine whether this (or any other nested interrupt) made a higher priority task ready to run. If this is the case, <code>OSIntExit()</code> will NOT return to <code>OS_CPU_FIQ_ISR()</code> but instead, will context switch to the new, more important task (via <code>OSIntCtxSw()</code> (described later).



This code is executed if the interrupted task is still the most important task.

The CPSR of the interrupted task is thus retrieved from the interrupted task's stack and placed in the SPSR register (and NOT the CPSR).



```
OS_CPU_FIQ_ISR:
:
LDMFD SP!, {R0-R12,LR,PC}^
```

This single instruction retrieves the task's registers from the new task's stack and copies the SPSR into the CPSR.


If the task was executing in Thumb mode, it will resume in Thumb mode. If the task was executing in ARM mode, it will resume in ARM mode.

 I
 F
 T
 MODE

 CPSR:
 1
 1
 0
 0x13

Task Level Context Switch - OSCtxSw()
Servicing Interrupts - IRQ
Servicing Interrupts - FIQ


Interrupt Level Context Switch - OSIntCtxSw()



OSIntCtxSw() is called by OSIntExit() if $\mu\text{C/OS-II}$ determines that there is a more important task to run than the interrupted task. In this case, the CPU is in SVC mode with interrupts disabled and the SP is pointing to the interrupted task's stack.

Note that the ISR has already saved the SP into the interrupted task's OS_TCB.






OSIntCtxSw:

LDR R0, ??OS_TaskSwHook MOV LR,PC BX R0

The task switch hook is called.





```
OSIntCtxSw:
```

The new high priority is copied to the current priority.


```
        I
        F
        T
        MODE

        CPSR:
        1
        1
        0
        0x13
```





Task Level Context Switch OSIntCtxSw()



References

"µC/OS-II, The Real-Time Kernel,

2nd Edition"

Jean J. Labrosse, CMP Books ISBN 1-57820-103-9

"Embedded Systems Building Blocks, Complete and Ready-to-Use Modules in C" Jean J. Labrosse, CMP Books ISBN 1-97930-604-1

