CE3001 Lab3. Simple Control and Datapath

Lu Shengliang SLU001

School of Computer Engineering
Nanyang Technological University
SLU001@e.ntu.edu.sg

October 21, 2013

Abstract

Simple Control and **Datapath** are designed to implement indirectly feeding data inputs to ALU or RF. It is required to perform a sequence of operations by employing an control unit.

1 Introduction

1.1 Control Unit & Datapath Specification

The ADD, SUB, AND and OR instructions have a three address format(Table 1). opCode R_d , R_s , R_t (Execution is $R_d \Rightarrow R_s$ (OP) R_t). R_d is the destination register, and R_s and R_t are the source registers for operand 1 and 2, respectively. The bit-level format for the three-address format is:

	opCode	R_d	R_s	R _t
Index	15-12	11-8	7-4	3-0

Table 1: Instruction Format 1

	opCode	R_d	R_s	imm
Index	15-12	11-8	7-4	3-0

Table 2: Instruction Format 2

The SLL, SRL, SRA, and RL instructions have a two address and one immediate format. opcode R_d , R_s , imm (Execution is $R_d \leftarrow R_s$ (OP) imm). R_d is the destination register, R_s is the source register and imm is used as the shift amount for ALU. The bit-level format for the two address plus immediate format is:

1.2 Design structure & Port list

A block diagram of the expected design is shown in Figure 1.




Figure 1: Control Unit and Datapath

And the port name are listed below.

Port Name	Direction	Size	Description
Instruction	Input	16 bit	Instruction word
DataInit	Input	16 bit	Initialization Data
InitSel	Input	1 bit	Select bit from Initialization data
AlUOut	Output	16 bit	Data Output from the ALU

Table 3: Port List Specification

1.3 Structure of the rest of the paper

The rest of the paper first describes the Verilog implementation of **Control Unit** and **Datapath** in *Section 2*. *Section 3* presents the experimental results using *test-bench*, which valid the functionality of our RF. *Section 4* presents our conclusions and discussions.

2 Implementation

2.1 Verilog Code Control.v

```
module Control (input [3:0] ControlInput, output WriteEn, ALUop);
assign WriteEn = ControlInput[3];
assign ALUop = ControlInput[2:0];
endmodule
```

Our implementing strategies are using concatenation, which are basic assignments.

The related testbench implementation results will be listed in Section 3.

2.2 Verilog Code datapath.v

```
Control Con(.ControlInput(Instruction[15:12]),

.WriteEn(Wen), .ALUop(ALUop));

Reg_File Reg(.RAddr1(RAddr1), .RAddr2(RAddr2),

.WAddr(WAddr), .WData(WData),

.Wen(Wen), .Clock(clk), .Reset(reset),

.RData1(RData1), .RData2(RData2));

alu a0(.A(RData1), .B(RData2), .op(ALUop),

.out(ALUOut), .imm(RAddr2));

endmodule
```

The datapath module is used to manage the *Datapath* for ALU, RF and control Unit. It takes the instruction input and separate it to different ports.

3 Evaluation

3.1 Testbench Code Control_tb.v

```
module Control_tb();
1
     reg [3:0] control_input;
2
     wire WriteEn;
3
     wire [2:0] ALUOp;
     Control CO(
                  control_input,
                  WriteEn,
9
                  ALUOp
10
                  );
11
     initial
12
13
       begin
          control_input = 0;
14
          #10 control_input = 4'b1010;
15
         #10 control_input = 4'b1100;
repeat (10) begin
16
17
          #10 control_input = $random;
18
19
          end
          #10 $finish;
20
       end
   endmodule // Control_tb
```

A testbench has been designed to test the *Control.v* file. A simulation function is provided by *ModelSim* software.




Figure 2: Control_tb results

3.2 First Testbench Code datapath_tb.v

```
1
  module dataPath_tb();
     reg [15:0] Instruction, DataInit;
2
     reg InitSel, clk, reset;
wire [15:0] ALUOut;
3
4
     datapath dp1(.Instruction(Instruction),
5
                          .DataInit(DataInit),
6
                          .InitSel(InitSel),
                          .clk(clk),
8
                          .reset(reset)
10
                          .ALUOut (ALUOut)
11
     always #5 clk = ~clk;
initial begin
12
13
       reset = \bar{0};
14
       clk = 0;
15
       #20 \text{ reset} = 1;
16
       repeat (10000) begin
17
         #10 InitSel = 0;
18
          {DataInit, Instruction} = $random;
19
20
       end
       repeat (15) begin
21
         {Instruction, DataInit} = $random;
         InitSel = $random;
23
         24
25
       end
26
       $finish;
27
28
     end // initial begin
   endmodule // dataPath_tb
```

The testbench firstly ran 10000 times randomly write initial data in to RF(we assumed 10000 should be enough. and actually it did), to make sure RF are full of data rather than *xxxx xxxx*.

Then there were 15 times randomly testing cases, in order to test ALUOut connection with RF, Control and datapath modules.

There is one more testbench provided by lecturer, which will be given below.

3.3 Second Testbench Code datapath_tb_file_io.v

```
'include "datapath.v"
    'timescale 1ns / 10ps
'define EOF 32'hFFFF_FFFF
    'define NULL 0
    'define MAX_LINE_LENGTH 1000
    'define ISIZE 16
'define DSIZE 16
   module datapath_tb_fileio;
                                         clk_half;
      reg
                                         clk;
10
11
      reg
                                         rst;
      reg
                                         InitSel;
12
      reg ['ISIZE-1:0]
reg ['DSIZE-1:0]
                                         Instruction;
13
                                        DataInit;
14
15
      integer
                                        file_input, file_output;
      integer
                                        file_gold, c, r;
16
      reg [15:0] exp;
reg [8* MAX_LINE_LENGTH:0] line;
17
18
      wire ['DSIZE-1:0]
19
                                        ALUOut;
      datapath datapath_inst (
20
                                     .clk(clk),
21
22
                                     .reset(rst),
                                     .Instruction(Instruction),
23
24
                                     .InitSel(InitSel),
25
                                     .DataInit(DataInit),
26
                                     .ALUOut (ALUOut)
                                     );
27
      always #5 clk = ~clk;
28
      always@(posedge clk)
29
        clk_half <= ~clk_half;
30
      initial
31
        begin
32
           file_input = $fopen("input.txt","r");
file_output = $fopen("output.txt","w");
33
34
           file_gold
clk = 0;
clk_half =0;
rst = 1;
                          = $fopen("gold.txt","r");
35
36
37
38
           #5 \text{ rst} = 0;
39
           #10 \text{ rst} = 1;
40
           InitSel = 0;
41
           while (!$feof(file input))
42
             begin
43
                c = $fgetc(file_input);
if (c == "/" | c == "#"
44
                                              | C == "%")
45
                  r = $fgets(line, file_input);
46
                else
47
                  begin
48
                     49
50
51
52
             #20; // 20ns for each iteration
end // while (!$feof(file_input))
53
54
55
           $fclose(file_input);
           $fclose(file_gold);
56
57
           $fclose(file_output);
           #100 $finish;
58
        end // end of initial
59
      always@(posedge clk_half)
60
        if (InitSel)
61
62
           begin
              $fwrite(file_output, "%h\n", ALUOut);
63
```

```
r = $fscanf(file_gold, "%h\n", exp);
if (ALUOut != exp)
begin

ffdisplay(file_output, "Error:_expected:_%h\n", exp);
end
else
ffdisplay(file_output, "Matched:_%h", ALUOut);
end
end
endmodule // datapath_tb_fileio
```

This testbench reads instruction and data from a file named *input.txt*. And then, it generates the value accordingly and compares it with given correct results which given from file *gold.txt*.

```
1
  // input.txt/
2
  // file_input.txt
  // format:
6
  // Instruction(hex)
                                          InitSel(bin)
                        DataInit(hex)
  // First, initialize the register file 8000 0010 0
  8000
9
  8100
          0011
10
  8200
          0012
                  0
11
                  0
12
  8300
          0013
  8400
          0014
                  0
13
  8500
          0015
                  0
14
  8600
          0016
                  0
  8700
          0017
                  0
16
  8800
          0018
                  0
17
  8900
          0019
18
                  0
  8a00
          001a
19
20
  8b00
          001b
                  0
          001c
  8c00
21
                  0
  8d00
          001d
22
  8e00
          001e
                  0
23
  8f00
          001f
24
  // verify alu
8321 xxxx
26
27
          XXXX
  9421
          XXXX
28
                  1
  a521
          XXXX
29
30
  b621
          XXXX
  c721
31
          XXXX
32
  d821
          XXXX
33
  e921
          XXXX
  fa21
34
          XXXX
35
  //=======
36
37
  // gold.txt/
38
   39
  0023
40
  0001
41
  0010
42
  0013
43
  0024
44
  0009
45
  0009
46
  0024
47
48
  //=======
```

```
//output.txt/
50
51
  0023
53
Matched: 0023
 0001
55
 Matched: 0001
56
  0010
58 Matched: 0010
 0013
 Matched: 0013
60
 0024
61
Matched: 0024
63
 Matched: 0009
 0009
65
 Matched: 0009
66
  0024
 Matched: 0024
68
 0024
 Matched: 0024
```

The testbench is used to generate output and compare it with *gold.txt* file. If everything is matched, then the *datapath.v* itself should be correct.

4 Conclusions and Future Work

The datapath design works properly based on two sets testing results.

For this report, the testbench given has small mistake, which are supposed to be fixed.

The connection of different modules are complicated. It is better if we can draw the diagram out first.