

CE3001 Lab1. Arithmetic Logic Unit(ALU)

Lu Shengliang

SLU001

School of Computer Engineering
Nanyang Technological University
SLU001@e.ntu.edu.sg

September 18, 2013

Abstract

An Arithmetic Logic Unit(ALU) is a circuit that does arithmetic, such as addition, subtraction, bitwise AND, bitwise OR, etc. The ALU is entirely combinational logic implemented in Verilog, with no storage or sequential operations.

1 Introduction

1.1 Description of ALU Operations

The eight computation types of ALU in this lab report are: *Addition, Subtraction, Logical AND, Logical OR, Shift left logical, Shift right logical, Shift right arithmetic and Rotate left*. The operations of ALU instructions are Described in the table below.

1.2 Structure of the rest of the paper

The rest of the paper first describes the Verilog implementation of ALU in *Section 2*. *Section 3* presents the experimental results using testbench, which valid the functions of our ALU. *Section 4* presents our conclusions and discussions.

2 Implementation

2.1 Verilog Code alu.v

The basic operations for Verilog implementing ALU are *arithmetic operators, logical operators, shift operators and concatenation*.

Operation	value	Equation	Description
ADD	000	$A + B$	Addition $A + B$ in 2's Complement format
SUB	001	$A - B$	Subtraction $A - B$ in 2's Complement format
AND	010	$A \& B$	Logical(bitwise) AND of A, B
OR	011	$A B$	Logical(bit-wise) AND of A,B
SLL	100	$A \ll \text{Imm}$	Shift left logical
SRL	101	$A \gg \text{Imm}$	Shift right logical
SRA	110	$A \gg \text{Imm}(\text{MSB shifted in})$	shift right arithmetic
RL	111	$A \text{ rot } \text{Imm}$	Rotate left

Note: The interface to the ALU consists of A , B , op , Imm and out . The information is listed in the table below.

Table 1: Description of ALU Operations

```

1 module alu(A, B, op, out, Imm);
2
3   input signed [15:0] A, B;
4   input [2:0] op;
5   input [3:0] Imm;
6   output [15:0] out;
7
8   wire [3:0] i;
9   reg [15:0] out;
10  reg [31:0] tmp;
11
12  always @(A or B or op)
13  begin
14      case (op)
15          3'b000: out = A + B;           //ADD
16          3'b001: out = A - B;           //SUB
17          3'b010: out = A && B;           //AND
18          3'b011: out = A || B;           //OR
19          3'b100: out = A << Imm;         //SLL
20          3'b101: out = A >> Imm;         //SRL
21          3'b110: out = A >>> Imm;        //SRA
22          3'b111: out = A >>> Imm;        //RL
23          begin
24              tmp = {A, A} << Imm;
25              out = tmp[31:16];
26          end
27          default: out = 16'd0;
28      endcase
29  end
30
31 endmodule

```

The implementation results will be listed in *Section 3*.

Port Name	Port Direction	size	Description
A	Input	16-bit	First operand
B	Input	16-bit	Second operand
op	Input	3-bit	Specify operation to be performed
Imm	Input	4-bit	Second amount for SLL, SRL, SRA and RL
Out	Output	16-bit	Output of the operation

Table 2: Port List Specification

3 Evaluation

3.1 Testbench Code 1 alu_tb.v

```

1 module alu_tb;
2   reg [15:0] A, B;
3   reg [2:0] op;
4   reg [3:0] imm;
5
6   wire [15:0] out;
7
8   alu alu0(.A(A), .B(B), .op(op), .out(out), .imm(imm));
9   initial
10    begin
11      A = 16'd0; B = 16'd0; op = 3'b000; imm = 4'd0;
12      #10 A = 16'h130f; B = 16'h5701; op = 3'b000;
13      #10 A = 16'hfedc; B = 16'h89ab; op = 3'b001;
14      #10 A = 16'hcdef; B = 16'h89ab; op = 3'b010;
15      #10 A = 16'hcdef; B = 16'h89ab; op = 3'b011;
16      #10 A = 16'hb042; imm = 4'd1; op = 3'b100;
17      #10 A = 16'hb042; imm = 4'd1; op = 3'b101;
18      #10 A = 16'hb742; imm = 4'd4; op = 3'b110;
19      #10 A = 16'hb742; imm = 4'd4; op = 3'b111;
20      #10 finish;
21    end
22 endmodule

```

A testbench has been designed to test the *alu.v* file. A simulation function is provided by *ModelSim* software, which is used to generate visualized test procedure for checking and debugging. We also use the simulation results to test the correctness of the output of *alu.v*.

		ADD	SUB	AND	OR
/A	0000000000000000	0001001100001111	1111111011011100	1100110111101111	
/B	0000000000000000	0101011100000001	1010101110011000	1000100110101011	
/op	000		001	010	011
/imm	0000				
/out	0000000000000000	0110101000010000	0101001101000100	1000100110101011	1100110111101111
		SLL	SRL	SRA	RL
		10111000001000010		10111011101000010	
		100	101	110	111
		0001		0100	
		0110000010000100	0101100000100001	1111101101110100	0111010000101011

Figure 1: alu Testbench Simulation Result

Simulations results are intuitive and clear for checking the current status of each inputs and outputs. Figure 1 is a simulation result shown on *ModelSim* software. The first testbench is using to test the functionality of alu design. According to figure 1, basic functions of alu is implemented.

3.2 Testbench Code 2 alu_tb.v

An additional testbench is assigned to test the validity of alu design, which contains more conditions for testing the implementation. The Verilog code is shown below.

```

1      #10 A = 16'hfff9; B = 16'h0007; op = 3'b000;
2      #10 A = 16'h0007; B = 16'hfff9; op = 3'b001;
3      #10 A = 16'h89ab; B = 16'hfedc; op = 3'b010;
4      #10 A = 16'h89ab; B = 16'hfedc; op = 3'b011;
5      #10 A = 16'h789a; imm = 4'd15; op = 3'b100;
6      #10 A = 16'h789a; imm = 4'd15; op = 3'b101;
7      #10 A = 16'h8054; imm = 4'd15; op = 3'b110;
8      #10 A = 16'h8754; imm = 4'd15; op = 3'b111;

```

	ADD	SUB	AND	OR
/A	0000000000000000	1111111111111001	0000000000000111	1000100110101011
/B	0000000000000000	0000000000000111	1111111111111001	1111111011011100
/op	000	001	010	011
/imm	0000			
/out	0000000000000000	0000000000001110	1000100010001000	1111111111111111
	SLL	SRI	SRA	RL
	0111100010011010		1000000001010100	1000011101010100
	100	101	110	111
	1111		1111111111111111	0100001110101010
	0000000000000000			

Figure 2: alu Testbench Simulations Result

For ADD operation, an overflow condition is calculated correctly.

For SUB operation, an underflow condition is correct.

Three 15-bit shift operations and one rotation is display properly.

4 Conclusions and Future Work

The ALU design works properly based on two testbenches testing results.

During the Verilog implementation section, input A and B must be declared as *'signed'*. Otherwise, A and B will be performed as unsigned integer by default, which will result a wrong answer after SRA operation.

For this report, we use concatenation operation to implement the rotation. RL implementation methods are diverse. For instance, a for loop combined with concatenation operation can reduce the memory usage of rotation.

One improvement, which can be implemented, is the approaching a harder versions of ALU, by applying more efficient optimization and operations. Another one is the combination with register files and later laboratory implementations.