

# CE3001 Lab3. Simple Control and Datapath

Lu Shengliang

SLU001

School of Computer Engineering

Nanyang Technological University

SLU001@e.ntu.edu.sg

October 21, 2013

## Abstract

**Simple Control** and **Datapath** are designed to implement indirectly feeding data inputs to ALU or RF. It is required to perform a sequence of operations by employing an control unit.

## 1 Introduction

### 1.1 Control Unit & Datapath Specification

The ADD, SUB, AND and OR instructions have a three address format(Table 1). opCode  $R_d$ ,  $R_s$ ,  $R_t$  (Execution is  $R_d \Rightarrow R_s (OP) R_t$ ).  $R_d$  is the destination register, and  $R_s$  and  $R_t$  are the source registers for operand 1 and 2, respectively. The bit-level format for the three-address format is:

	opCode	$R_d$	$R_s$	$R_t$
Index	15-12	11-8	7-4	3-0

Table 1: Instruction Format 1

	opCode	$R_d$	$R_s$	imm
Index	15-12	11-8	7-4	3-0

Table 2: Instruction Format 2

The SLL, SRL, SRA, and RL instructions have a two address and one immediate format. opcode  $R_d$ ,  $R_s$ , imm (Execution is  $R_d \leftarrow R_s (OP) imm$ ).  $R_d$  is the destination register,  $R_s$  is the source register and imm is used as the shift amount for ALU. The bit-level format for the two address plus immediate format is:

## 1.2 Design structure & Port list

A block diagram of the expected design is shown in Figure 1.




Figure 1: Control Unit and Datapath

And the port name are listed below.

Port Name	Direction	Size	Description
Instruction	Input	16 bit	Instruction word
DataInit	Input	16 bit	Initialization Data
InitSel	Input	1 bit	Select bit from Initialization data
ALUOut	Output	16 bit	Data Output from the ALU

Table 3: Port List Specification

### 1.3 Structure of the rest of the paper

The rest of the paper first describes the Verilog implementation of **Control Unit** and **Datapath** in *Section 2*. *Section 3* presents the experimental results using *testbench*, which valid the functionality of our RF. *Section 4* presents our conclusions and discussions.

## 2 Implementation

### 2.1 Verilog Code Control.v

```

1 module Control (input [3:0] ControlInput, output WriteEn, ALUOp);
2   assign WriteEn = ControlInput[3];
3   assign ALUOp = ControlInput[2:0];
4 endmodule

```

Our implementing strategies are using concatenation, which are basic assignments.

The related testbench implementation results will be listed in *Section 3*.

### 2.2 Verilog Code datapath.v

```

1 module datapath(input [15:0] Instruction, DataInit,
2                 input InitSel, input clk, reset,
3                 output [15:0] ALUOut);
4
5   wire [15:0] WData;
6   wire [15:0] RData1, RData2;
7   wire [3:0] RAddr1, RAddr2, WAddr;
8   wire [2:0] ALUOp;
9   wire Wen;
10
11   assign RAddr1 = Instruction[7:4];
12   assign RAddr2 = Instruction[3:0];
13   assign WAddr = Instruction[11:8];
14   assign WData = InitSel ? ALUOut : DataInit;

```

```

15
16     Control Con(.ControlInput(Instruction[15:12]),
17                 .WriteEn(Wen), .ALUOp(ALUOp));
18     Reg_File Reg(.RAddr1(RAddr1), .RAddr2(RAddr2),
19                 .WAddr(WAddr), .WData(WData),
20                 .Wen(Wen), .Clock(clk), .Reset(reset),
21                 .RData1(RData1), .RData2(RData2));
22     alu a0(.A(RData1), .B(RData2), .op(ALUOp),
23           .out(ALUOut), .imm(RAddr2));
24 endmodule

```

The datapath module is used to manage the *Datapath* for ALU, RF and control Unit. It takes the instruction input and separate it to different ports.

## 3 Evaluation

### 3.1 Testbench Code Control\_tb.v

```

1 module Control_tb();
2     reg [3:0] control_input;
3     wire WriteEn;
4     wire [2:0] ALUOp;
5
6     Control C0(
7         control_input,
8         WriteEn,
9         ALUOp
10        );
11
12     initial
13     begin
14         control_input = 0;
15         #10 control_input = 4'b1010;
16         #10 control_input = 4'b1100;
17         repeat (10) begin
18             #10 control_input = $random;
19         end
20         #10 $finish;
21     end
22 endmodule // Control_tb

```

A testbench has been designed to test the *Control.v* file. A simulation function is provided by *ModelSim* software.




Figure 2: Control\_tb results

### 3.2 First Testbench Code datapath\_tb.v

```

1 module dataPath_tb();
2   reg [15:0] Instruction, DataInit;
3   reg InitSel, clk, reset;
4   wire [15:0] ALUOut;
5   datapath dp1(.Instruction(Instruction),
6               .DataInit(DataInit),
7               .InitSel(InitSel),
8               .clk(clk),
9               .reset(reset),
10              .ALUOut(ALUOut)
11             );
12   always #5 clk = ~clk;
13   initial begin
14     reset = 0;
15     clk = 0;
16     #20 reset = 1;
17     repeat (10000) begin
18       #10 InitSel = 0;
19       {DataInit, Instruction} = $random;
20     end
21     repeat (15) begin
22       {Instruction, DataInit} = $random;
23       InitSel = $random;
24       #10 $display("Instruction_=%b,_ALUOut_=%b",
25                  Instruction, ALUOut);
26     end
27     $finish;
28   end // initial begin
29 endmodule // dataPath_tb

```

The testbench firstly ran 10000 times randomly write initial data in to RF(we assumed 10000 should be enough. and actually it did), to make sure RF are full of data rather than xxxx xxxx.

Then there were 15 times randomly testing cases, in order to test ALUOut connection with RF, Control and datapath modules.

There is one more testbench provided by lecturer, which will be given below.

### 3.3 Second Testbench Code datapath\_tb\_file\_io.v

```
1  `include "datapath.v"
2  `timescale 1ns / 10ps
3  `define EOF 32'hFFFF_FFFF
4  `define NULL 0
5  `define MAX_LINE_LENGTH 1000
6  `define ISIZE 16
7  `define DSIZE 16
8  module datapath_tb_fileio;
9      reg                clk_half;
10     reg                clk;
11     reg                rst;
12     reg                InitSel;
13     reg ['ISIZE-1:0]    Instruction;
14     reg ['DSIZE-1:0]    DataInit;
15     integer            file_input, file_output;
16     integer            file_gold, c, r;
17     reg [15:0]          exp;
18     reg [8*`MAX_LINE_LENGTH:0] line;
19     wire ['DSIZE-1:0]    ALUOut;
20     datapath datapath_inst (
21         .clk(clk),
22         .reset(rst),
23         .Instruction(Instruction),
24         .InitSel(InitSel),
25         .DataInit(DataInit),
26         .ALUOut(ALUOut)
27     );
28     always #5 clk = ~clk;
29     always@(posedge clk)
30         clk_half <= ~clk_half;
31     initial
32     begin
33         file_input = $fopen("input.txt", "r");
34         file_output = $fopen("output.txt", "w");
35         file_gold = $fopen("gold.txt", "r");
36         clk = 0;
37         clk_half = 0;
38         rst = 1;
39         #5 rst = 0;
40         #10 rst = 1;
41         InitSel = 0;
42         while (!$feof(file_input))
43         begin
44             c = $fgetc(file_input);
45             if (c == "/" | c == "#" | c == "%")
46                 r = $fgets(line, file_input);
47             else
48                 begin
49                     r = $ungetc(c, file_input);
50                     r = $fscanf(file_input, "%h_%h_%b",
51                                 Instruction, DataInit, InitSel);
52                 end
53             #20; // 20ns for each iteration
54         end // while (!$feof(file_input))
55         $fclose(file_input);
56         $fclose(file_gold);
57         $fclose(file_output);
58         #100 $finish;
59     end // end of initial
60     always@(posedge clk_half)
61     if (InitSel)
62     begin
63         $fwrite(file_output, "%h\n", ALUOut);
```

```

64         r = $fscanf(file_gold, "%h\n", exp);
65         if (ALUOut != exp)
66             begin
67                 $fdisplay(file_output, "Error: expected: %h\n", exp);
68             end
69         else
70             $fdisplay(file_output, "Matched: %h", ALUOut);
71         end
72     endmodule // datapath_tb_fileio

```

This testbench reads instruction and data from a file named *input.txt*. And then, it generates the value accordingly and compares it with given correct results which given from file *gold.txt*.

```

1 //=====
2 // input.txt|
3 //=====
4 //+++++
5 // file_input.txt
6 // format:
7 // Instruction(hex)      DataInit(hex)      InitSel(bin)
8 // First, initialize the register file
9 8000      0010      0
10 8100      0011      0
11 8200      0012      0
12 8300      0013      0
13 8400      0014      0
14 8500      0015      0
15 8600      0016      0
16 8700      0017      0
17 8800      0018      0
18 8900      0019      0
19 8a00      001a      0
20 8b00      001b      0
21 8c00      001c      0
22 8d00      001d      0
23 8e00      001e      0
24 8f00      001f      0
25
26 // verify alu
27 8321      xxxx      1
28 9421      xxxx      1
29 a521      xxxx      1
30 b621      xxxx      1
31 c721      xxxx      1
32 d821      xxxx      1
33 e921      xxxx      1
34 fa21      xxxx      1
35
36 //=====
37 // gold.txt|
38 //=====
39 //+++++
40 0023
41 0001
42 0010
43 0013
44 0024
45 0009
46 0009
47 0024
48
49 //=====

```

```

50 //output.txt/
51 //=====
52 //+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
53 0023
54 Matched: 0023
55 0001
56 Matched: 0001
57 0010
58 Matched: 0010
59 0013
60 Matched: 0013
61 0024
62 Matched: 0024
63 0009
64 Matched: 0009
65 0009
66 Matched: 0009
67 0024
68 Matched: 0024
69 0024
70 Matched: 0024

```

The testbench is used to generate output and compare it with *gold.txt* file. If everything is matched, then the *datapath.v* itself should be correct.

## 4 Conclusions and Future Work

The datapath design works properly based on two sets testing results.

For this report, the testbench given has small mistake, which are supposed to be fixed.

The connection of different modules are complicated. It is better if we can draw the diagram out first.