
# CS162 Operating Systems and Systems Programming Lecture 12

#### Address Translation

March 6, 2017 Prof. Ion Stoica http://cs162.eecs.Berkeley.edu

# **Next Objective** • Dive deeper into the concepts and mechanisms of memory sharing and address translation • Enabler of many key aspects of operating systems Protection - Multi-programming Isolation - Memory resource management I/O efficiency Sharing - Inter-process communication - Demand paging • Today: Linking, Segmentation CS162 ©UCB Spring 2017 3/6/17 Lec 12.3


# Virtualizing Resources



- Physical Reality: Different Processes/Threads share the same hardware
  - Need to multiplex CPU (Just finished: scheduling)
  - Need to multiplex use of Memory (Today)
  - Need to multiplex disk and devices (later in term)
- · Why worry about memory sharing?
  - The complete working state of a process and/or kernel is defined by its data in memory (and registers)
  - Consequently, two different threads cannot use the same memory  $\,$ 
    - » Physics: two different data cannot occupy same locations in memory
- May not want different threads to have access to each other's memory

3/6/17 CS162 ©UCB Spring 2017 Lec 12.2

# Recall: Single and Multithreaded Processes



- Threads encapsulate concurrency
  - "Active" component of a process
- Address spaces encapsulate protection
  - Keeps buggy program from trashing the system
  - "Passive" component of a process

17 CS162 ©UCB Spring 2017

Lec 12.4

# Important Aspects of Memory Multiplexing (1/2)

#### • Controlled overlap:

- Separate state of threads should not collide in physical memory. Obviously, unexpected overlap causes chaos!
- Conversely, would like the ability to overlap when desired (for communication)

#### • Translation:

- Ability to translate accesses from one address space (virtual) to a different one (physical)
- When translation exists, processor uses virtual addresses, physical memory uses physical addresses
- Side effects:
  - » Can be used to avoid overlap
  - » Can be used to give uniform view of memory to programs

CS162 ©UCB Spring 2017 Lec 12.5

### Recall: Loading Threads Windows Address Spaces Files OS Hardware Virtualization Software Hardware ISA Memory Processor Protection Boundary OS Networks Displays CS162 ©UCB Spring 2017 3/6/17 Lec 12.7

# Important Aspects of Memory Multiplexing (2/2)


- Protection: prevent access to private memory of other processes
  - Different pages of memory can be given special behavior (Read Only, Invisible to user programs, etc)


Lec 12.6


- Kernel data protected from User programs
- Programs protected from themselves


3/6/17 CS162 ©UCB Spring 2017

Binding of Instructions and Data to Memory Assume 4byte words 0x300 = 4 \* 0x000Process view of memory Physic  $0 \times 0 \times 0 = 0000 \ 1100 \ 0000$  $0 \times 300 = 0011 0000 0000$ data1: 32 0x03 r1,0(data1) start: 0x0900 8C2000C0 checkit jal 0x0904 0C000 loop: addi r1, r1, -1 0x0908 2021FFFF bnz r1, loop 0x090C 14200242 checkit: ... 0x0A00 CS162 ©UCB Spring 2017 Lec 12.8









## Recall: Uniprogramming

- Uniprogramming (no Translation or Protection)
  - Application always runs at same place in physical memory since only one application at a time
  - Application can access any physical address

0×FFFFFFF Operating System Application 0x00000000

- Application given illusion of dedicated machine by giving it reality of a dedicated machine

3/6/17 CS162 ©UCB Spring 2017 Lec 12.13

# Multiprogramming (primitive stage)

- Multiprogramming without Translation or Protection
  - Must somehow prevent address overlap between threads




- Use Loader/Linker. Adjust addresses while program loaded into memory (loads, stores, jumps)
  - » Everything adjusted to memory location of program
  - » Translation done by a linker-loader (relocation)
  - » Common in early days (... till Windows 3.x, 95?)
- With this solution, no protection: bugs in any program can cause other programs to crash or even the OS

CS162 ©UCB Spring 2017 3/6/17 Lec 12.14

# Multiprogramming (Version with Protection)

• Can we protect programs from each other without translation?




- Yes: use two special registers BaseAddr and LimitAddr to prevent user from straying outside designated area
  - » If user tries to access an illegal address, cause an error
- During switch, kernel loads new base/limit from PCB (Process Control Block)
  - » User not allowed to change base/limit registers

3/6/17


CS162 ©UCB Spring 2017


Lec 12.15


## Recall: General Address translation





- Recall: Address Space:
  - All the addresses and state a process can touch
  - Each process and kernel has different address space
- Consequently, two views of memory:
  - View from the CPU (what program sees, virtual memory)
  - View from memory (physical memory)
  - Translation box (MMU) converts between the two views
- Translation makes it much easier to implement protection
  - If task A cannot even gain access to task B's data, no way for A to adversely affect B
- With translation, every program can be linked/loaded into same region of user address space
































## Example of Segment Translation (16b address)

0x240	main:	la \$	a0. varx	
0x244		jal	jal strlen	
0x360	strlen:	li	\$v0, 0 ;count	
0x364	loop:	1b	\$t0, (\$a0)	
0x368		beq	\$r0,\$t0, done	
0x4050	varx	dw	0x314159	

Seg ID #	Base	Limit
0 (code)	0×4000	0x0800
I (data)	0×4800	0×1400
2 (shared)	0×F000	0×1000
3 (stack)	0×0000	0×3000

Let's simulate a bit of this code to see what happens (PC=0x240):

- Fetch 0x240. Virtual segment #? 0; Offset? 0x240
   Physical address? Base=0x4000, so physical addr=0x4240
   Fetch instruction at 0x4240. Get "la \$a0, varx"
   Move 0x4050 → \$a0. Move PC+4→PC
- Fetch 0x244. Translated to Physical=0x4244. Get "jal strlen" Move 0x0248 → \$ra (return address!), Move 0x0360 → PC

3/6/17 CS162 ©UCB Spring 2017 Lec 12.29

#### Example of Segment Translation (16b address)

0x240 main: la \$a0, varx jal strlen

...

0x360 strlen: li \$v0, 0 ; count

0x364 loop: lb \$t0, (\$a0)

0x368 beq \$r0,\$t0, done

...

0x4050 varx dw 0x314159

_					
Г					
ı	Seg ID #	Base	Limit		
l	0 (code)	0×4000	0x0800		
l	I (data)	0×4800	0×1400		
l	2 (shared)	0×F000	0×1000		
l	3 (stack)	0×0000	0×3000		

Let's simulate a bit of this code to see what happens (PC=0x240):

- Fetch 0x240. Virtual segment #? 0; Offset? 0x240
   Physical address? Base=0x4000, so physical addr=0x4240
   Fetch instruction at 0x4240. Get "la \$a0, varx"
   Move 0x4050 → \$a0. Move PC+4→PC
- Fetch 0x244. Translated to Physical=0x4244. Get "jal strlen" Move 0x0248 → \$ra (return address!), Move 0x0360 → PC
- Fetch 0x360. Translated to Physical=0x4360. Get "li \$v0, 0" Move 0x0000 → \$v0. Move PC+4→PC

3/6/17 CS162 @UCB Spring 2017 Lec 12.30

## Example of Segment Translation (16b address)

0x240	main: la \$a0, varx		
0x244		jal strlen	
0x360	strlen:	li	\$v0, 0 ;count
0x364	loop:	1b	\$t0, (\$a0)
0x368		beq	\$r0,\$t0, done
0x4050	varx	dw	0x314159
1 11 1	1.3	C . I .	1

Seg ID #	Base	Limit
0 (code)	0×4000	0x0800
I (data)	0×4800	0×1400
2 (shared)	0×F000	0×1000
3 (stack)	0×0000	0×3000

Let's simulate a bit of this code to see what happens (PC=0x240):

- Fetch 0x240. Virtual segment #? 0; Offset? 0x240
   Physical address? Base=0x4000, so physical addr=0x4240
   Fetch instruction at 0x4240. Get "la \$a0, varx"
   Move 0x4050 → \$a0, Move PC+4→PC
- Fetch 0x244. Translated to Physical=0x4244. Get "jal strlen" Move 0x0248 → \$ra (return address!), Move 0x0360 → PC
- Fetch 0x360. Translated to Physical=0x4360. Get "li \$v0, 0" Move 0x0000 → \$v0, Move PC+4→PC
- Fetch 0x364. Translated to Physical=0x4364. Get "lb \$t0, (\$a0)" Since \$a0 is 0x4050, try to load byte from 0x4050
   Translate 0x4050 (0100 0000 0101 000). Virtual segment #? 1; Offset? 0x50 Physical address? Base=0x4800, Physical addr = 0x4850, Load Byte from 0x4850→\$t0, Move PC+4→PC

2/6/17 CS162 ©UCB Spring 2017

## Observations about Segmentation

- Virtual address space has holes
  - Segmentation efficient for sparse address spaces
  - A correct program should never address gaps (except as mentioned in moment)
    - » If it does, trap to kernel and dump core
- When it is OK to address outside valid range:
  - This is how the stack and heap are allowed to grow
  - $-\mbox{ For instance, stack takes fault, system automatically increases size of stack$
- Need protection mode in segment table
  - For example, code segment would be read-only
  - Data and stack would be read-write (stores allowed)
  - Shared segment could be read-only or read-write
- What must be saved/restored on context switch?
  - Segment table stored in CPU, not in memory (small)
  - Might store all of processes memory onto disk when switched (called "swapping")

3/6/17 CS162 ©UCB Spring 2017 Lec 12.32

Lec 12.31

# Problems with Segmentation

- Must fit variable-sized chunks into physical memory
- May move processes multiple times to fit everything
- Limited options for swapping to disk
- Fragmentation: wasted space
  - External: free gaps between allocated chunks
  - Internal: don't need all memory within allocated chunks


/6/17 CS162 ©UCB Spring 2017

Recall: General Address Translation Code Code Stack I Data Data Heap I Неар Heap Code I Stack Stack Prog I Prog 2 Data I Virtual Virtual Address Address Space I Space 2 Code 2 OS code OS data Translation Map 1 Translation Map 2 OS heap & Stacks Physical Address Space CS162 ©UCB Spring 2017 3/6/17 Lec 12.34

# Paging: Physical Memory in Fixed Size Chunks


- Solution to fragmentation from segments?
  - Allocate physical memory in fixed size chunks ("pages")
  - Every chunk of physical memory is equivalent
    - » Can use simple vector of bits to handle allocation: 00110001110001101 ... 110010
    - » Each bit represents page of physical memory  $1 \Rightarrow \text{allocated } 0 \Rightarrow \text{free}$
- Should pages be as big as our previous segments?
  - No: Can lead to lots of internal fragmentation
    - » Typically have small pages (1K-16K)
  - Consequently: need multiple pages/segment


3/6/17 CS162 ©UCB Spring 2017





Lec 12.33


Lec 12.35
































# Multi-level Translation Analysis

#### • Pros:

- Only need to allocate as many page table entries as we need for application
  - » In other wards, sparse address spaces are easy
- Easy memory allocation
- Easy Sharing
  - » Share at segment or page level (need additional reference counting)

#### Cons:

- One pointer per page (typically 4K 16K pages today)
- Page tables need to be contiguous
  - » However, previous example keeps tables to exactly one page in size
- Two (or more, if >2 levels) lookups per reference
  - » Seems very expensive!

3/6/17 CS162 ©UCB Spring 2017

Lec 12.49

#### Summary

- Segment Mapping
  - Segment registers within processor
  - Segment ID associated with each access
    - » Often comes from portion of virtual address
    - » Can come from bits in instruction instead (x86)
  - Each segment contains base and limit information
    - » Offset (rest of address) adjusted by adding base
- Page Tables
  - Memory divided into fixed-sized chunks of memory
  - Virtual page number from virtual address mapped through page table to physical page number
  - Offset of virtual address same as physical address
  - Large page tables can be placed into virtual memory
- Multi-Level Tables
  - Virtual address mapped to series of tables
  - Permit sparse population of address space

3/6/17 CS162 ©UCB Spring 2017 Lec 12.50