



CS162 Operating Systems and Systems Programming Lecture 14 Caching (Finished), Demand Paging March 13th, 2017 Prof. lon Stoica http://cs162.eecs.Berkeley.edu









• Easy for Direct Mapped: Only one possibility

Review: Which block should be replaced on a miss?

- Set Associative or Fully Associative:
 - Random
 - LRU (Least Recently Used)
- Miss rates for a workload:

	2-way		4-way		8-way
Size	LRU Random		LRU Random		LRU Random
16 KB	5.2%	5.7%	4.7%	5.3%	4.4%5.0%
64 KB	1.9%	2.0%	1.5%	1.7%	1.4%1.5%
256 KB	1.15%	1.17%	1.13%	1.13%	1.12%1.12%


3/13/17 CS162 ©UCB Spring 17 Lec 14.6


Review: What happens on a write?


- Write through: The information is written to both the block in the cache and to the block in the lower-level memory
- Write back: The information is written only to the block in the cache
 - Modified cache block is written to main memory only when it is replaced
 - Question is block clean or dirty?
- Pros and Cons of each?
 - WT:
 - » PRO: read misses cannot result in writes
 - » CON: Processor held up on writes unless writes buffered
 - WB:
 - » PRO: repeated writes not sent to DRAM processor not held up on writes
 - » CON: More complex


Read miss may require writeback of dirty data


CS162 ©UCB Spring 17 3/13/17 Lec 14.7


















Consider weird things that can happen • What if an instruction has side effects?


- - Options:
 - » Unwind side-effects (easy to restart)
 - » Finish off side-effects (messy!)
 - Example I: mov (sp)+,10
 - » What if page fault occurs when write to stack pointer?
 - » Did sp get incremented before or after the page fault?
 - Example 2: strcpy (r1), (r2)
 - » Source and destination overlap: can't unwind in principle!
 - » IBM S/370 and VAX solution: execute twice once read-only
- What about "RISC" processors?
 - For instance delayed branches?
 - » Example: bne somewhere ld r1,(sp)
 - » Precise exception state consists of two PCs: PC and nPC (next PC)
 - Delayed exceptions:
 - » Éxample: div r1, r2, r3 ld r1, (sp)
 - » What if takes many cycles to discover divide by zero, but load has already caused page fault?


3/13/17 CS162 ©UCB Spring 17 Lec 14.15


- Precise Exceptions


 Precise ⇒ state of the machine is preserved as if program executed up to the offending instruction
 - All previous instructions completed
 - Offending instruction and all following instructions act as if they have not even started
 - Same system code will work on different implementations
 - Difficult in the presence of pipelining, out-of-order execution, ...
 - MIPS takes this position
- Imprecise ⇒ system software has to figure out what is where and put it all back together
- Performance goals often lead to forsaking precise interrupts
 - system software developers, user, markets etc. usually wish they had not done this
- Modern techniques for out-of-order execution and branch prediction help implement precise interrupts CS162 ©UCB Spring 17




















Administrivia

- Midterm 2 coming up on Tue 3/21 7:00-8:30PM
 - All topics up to and including Lecture 15
 - » Focus will be on Lectures 11 15 and associated readings
 - » Projects I and 2
 - \sim Homework 0-2
 - Closed book
 - 2 pages hand-written notes both sides
 - Room assignment
 - » A-H I 100 Genetics and Plant Biology Building, I-Z I Pimentel
- Ion out of Wednesday (3/15) at NSF in Washington, DC
 - Nathan will teach the lecture

3/13/17 CS162 ©UCB Spring 17

Lec 14.26

BREAK

3/13/17 CS162 ©UCB Spring 17

Lec 14.27

Lec 14.29

Where are all places that caching arises in OSes?

- Direct use of caching techniques
 - TLB (cache of PTEs)
 - Paged virtual memory (memory as cache for disk)
 - File systems (cache disk blocks in memory)
 - DNS (cache hostname => IP address translations)
 - Web proxies (cache recently accessed pages)
- Which pages to keep in memory?
 - All-important "Policy" aspect of virtual memory
 - Will spend a bit more time on this in a moment

3/13/17

CS162 ©UCB Spring 17

Lec 14.28

Impact of caches on Operating Systems (1/2)


- Indirect dealing with cache effects (e.g., sync state across levels)
 - Maintaining the correctness of various caches
 - E.g., TLB consistency:
 - » With PT across context switches?
 - » Across updates to the PT?
- Process scheduling
 - Which and how many processes are active? Priorities?
 - Large memory footprints versus small ones?
 - Shared pages mapped into VAS of multiple processes ?


3/13/17 CS162 ©UCB Spring 17


Impact of caches on Operating Systems (2/2)


- Impact of thread scheduling on cache performance
 - Rapid interleaving of threads (small quantum) may degrade cache performance
 - » Increase average memory access time (AMAT) !!!
- Designing operating system data structures for cache performance


3/13/17 CS162 ©UCB Spring 17 Lec 14.30














Since Demand Paging is Caching, Must Ask...


- What is block size?
 - I page
- What is organization of this cache (i.e. direct-mapped, set-associative, fully-associative)?
 - Fully associative: arbitrary virtual → physical mapping
- How do we find a page in the cache when look for it?
 - First check TLB, then page-table traversal
- What is page replacement policy? (i.e. LRU, Random...)
 - This requires more explanation... (kinda LRU)
- What happens on a miss?
 - Go to lower level to fill miss (i.e. disk)
- What happens on a write? (write-through, write back)
 - Definitely write-back need dirty bit!

3/13/17 CS162 ©UCB Spring 17 Lec 14.37

Recall: What is in a Page Table Entry • What is in a Page Table Entry (or PTE)? - Pointer to next-level page table or to actual page - Permission bits: valid, read-only, read-write, write-only Example: Intel x86 architecture PTE: - Address same format previous slide (10, 10, 12-bit offset) - Intermediate page tables called "Directories" Page Frame Number Free (Physical Page Number) (OS) 11-9 8 7 6 5 4 3 2 1 0 P: Present (same as "valid" bit in other architectures) W: Writeable U: User accessible PWT: Page write transparent: external cache write-through PCD: Page cache disabled (page cannot be cached) A: Accessed: page has been accessed recently D: Dirty (PTE only): page has been modified recently L: $L=I \rightarrow 4MB$ page (directory only). Bottom 22 bits of virtual address serve as offset

CS162 ©UCB Spring 17

3/13/17



Demand Paging Mechanisms

- PTE helps us implement demand paging
 - Valid ⇒ Page in memory, PTE points at physical page
 - Not Valid ⇒ Page not in memory; use info in PTE to find it on disk when necessary
- Suppose user references page with invalid PTE?
 - Memory Management Unit (MMU) traps to $\ensuremath{\mathsf{OS}}$
 - » Resulting trap is a "Page Fault"
 - What does OS do on a Page Fault?:
 - » Choose an old page to replace
 - » If old page modified ("D=I"), write contents back to disk
 - » Change its PTE and any cached TLB to be invalid
 - » Load new page into memory from disk
 - » Update page table entry, invalidate TLB for new entry
 - » Continue thread from original faulting location
 - TLB for new page will be loaded when thread continued!
 - While pulling pages off disk for one process, OS runs another process from ready queue
 - » Suspended process sits on wait queue

3/13/17 CS162 ©UCB Spring 17 Lec 14.39

Summary

- A cache of translations called a "Translation Lookaside Buffer" (TLB)
 - Relatively small number of PTEs and optional process IDs (< 512)
 - Fully Associative (Since conflict misses expensive)
 - On TLB miss, page table must be traversed and if located PTE is invalid, cause Page Fault
 - On change in page table, TLB entries must be invalidated
 - TLB is logically in front of cache (need to overlap with cache access)
- Precise Exception specifies a single instruction for which:
 - All previous instructions have completed (committed state)
 - No following instructions nor actual instruction have started
- Can manage caches in hardware or software or both
 - Goal is highest hit rate, even if it means more complex cache management

3/13/17 CS162 ©UCB Spring 17 Lec 14.41

Lec 14.38