

# 8286/8287 **OCTAL BUS TRANSCEIVER**

- Data Bus Buffer Driver for iAPX 86,88, MCS-80<sup>TM</sup>, MCS-85<sup>TM</sup>, and MCS-48<sup>TM</sup> **Families**
- High Output Drive Capability for **Driving System Data Bus**
- Fully Parallel 8-Bit Transceivers

- **3-State Outputs**
- 20-Pin Package with 0.3" Center
- No Output Low Noise when Entering or Leaving High Impedance State

The 8286 and 8287 are 8-bit bipolar transceivers with 3-state outputs. The 8287 inverts the input data at its outputs while the 8286 does not. Thus, a wide variety of applications for buffering in microcomputer systems can be met.




Figure 1. Logic Diagrams

Figure 2. Pin Configurations

□ vcc

⊢η **Β**δι

T 187

B<sub>2</sub>

\_\_ B₃

B<sub>4</sub>

B<sub>5</sub>



Table 1. Pin Description

Symbol	Туре	Name and Function			
T	I	<b>Transmit:</b> T is an input control signal used to control the direction of the transceivers. When HIGH, it configures the transceiver's $B_0$ – $B_7$ as outputs with $A_0$ – $A_7$ as inputs. T LOW configures $A_0$ – $A_7$ as the outputs with $B_0$ – $B_7$ serving as the inputs.			
ŌĒ		Output Enable: OE is an input control signal used to enable the appropriate output driver (as selected by T) onto its respective bus. This signal is active LOW.			
A <sub>0</sub> -A <sub>7</sub>	I/O	<b>Local Bus Data Pins:</b> These pins serve to either present data to or accept data from the processor's local bus depending upon the state of the T pin.			
B <sub>0</sub> -B <sub>7</sub> (8286) B <sub>0</sub> -B <sub>7</sub> (8287)	1/0	System Bus Data Pins: These pins serve to either present data to or accept data from the system bus depending upon the state of the T pin.			


### **FUNCTIONAL DESCRIPTION**

The 8286 and 8287 transceivers are 8-bit transceivers with high impedance outputs. With T active HIGH and  $\overrightarrow{OE}$  active LOW, data at the  $A_0-A_7$  pins is driven onto the  $B_0-B_7$  pins. With T inactive LOW and  $\overrightarrow{OE}$  active LOW, data at the

 $\rm B_0-B_7$  pins is driven onto the  $\rm A_0-A_7$  pins. No output low glitching will occur whenever the transceivers are entering or leaving the high impedance state.



### **TEST LOAD CIRCUITS**





# **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	0°C to 70°C
Storage Temperature	
All Output and Supply Voltages	
All Input Voltages	1.0V to + 5.5V
Power Dissipation	

\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### D.C. CHARACTERISTICS ( $V_{CC} = +5V \pm 10\%$ , $T_A = 0$ °C to 70°C)

Symbol	Parameter	Min	Max	Units	Test Conditions
V <sub>C</sub>	Input Clamp Voltage		-1	٧	I <sub>C</sub> = -5 mA
Icc	Power Supply Current—8287 —8286		130 160	mA mA	
l <sub>F</sub>	Forward Input Current		-0.2	mA	V <sub>F</sub> = 0.45V
IR	Reverse Input Current		50	μΑ	V <sub>R</sub> = 5.25V
V <sub>OL</sub>	Output Low Voltage —B Outputs —A Outputs		.45 .45	V	I <sub>OL</sub> = 32 mA I <sub>OL</sub> = 16 mA
V <sub>OH</sub>	Output High Voltage —B Outputs —A Outputs	2.4 2.4		V V	I <sub>OH</sub> = -5 mA I <sub>OH</sub> = -1 mA
I <sub>OFF</sub>	Output Off Current Output Off Current		I <sub>F</sub>		V <sub>OFF</sub> = 0.45V V <sub>OFF</sub> = 5.25V
V <sub>IL</sub>	Input Low Voltage —A Side —B Side		0.8 0.9	V V	V <sub>CC</sub> = 5.0V, See Note 1 V <sub>CC</sub> = 5.0V, See Note 1
V <sub>IH</sub>	Input High Voltage	2.0		V	V <sub>CC</sub> = 5.0V, See Note 1
C <sub>IN</sub>	Input Capacitance		12	pF	F = 1 MHz V <sub>BIAS</sub> = 2.5V, V <sub>CC</sub> = 5V T <sub>A</sub> = 25°C

#### NOTE:

# A.C. CHARACTERISTICS ( $V_{CC} = +5V \pm 10\%$ , $T_A = 0$ °C to 70°C)

**Loading:** B Outputs— $I_{OL}$  = 32 mA,  $I_{OH}$  = -5 mA,  $C_L$  = 300 pF A Outputs— $I_{OL}$  = 16 mA,  $I_{OH}$  = -1 mA,  $C_L$  = 100 pF

Symbol	Parameter	Min	Max	Units	Test Conditions
TIVOV	Input to Output Delay				
	Inverting	5	22	ns	(See Note 1)
	Non-Inverting	5	30	ns	
TEHTV	Transmit/Receive Hold Time	5		ns	
TTVEL	Transmit/Receive Setup	10		ns	_
TEHOZ	Output Disable Time	5	18	ns	
TELOV	Output Enable Time	10	30	ns	
TILIH, TOLOH	Input, Output Rise Time		20	ns	From 0.8 V to 2.0V
TIHIL, TOHOL	Input, Output Fall Time		12	ns	From 2.0V to 8.0V

#### NOTE


7-101 AFN-01506B

<sup>1.</sup> B Outputs— $I_{OL}$  = 32 mA,  $I_{OH}$  = -5 mA,  $C_L$  = 300 pF; A Outputs— $I_{OL}$  = 16 mA,  $I_{OH}$  = -1 mA,  $C_L$  = 100 pF.

See waveforms and test load circuit on following page.




### **WAVEFORMS**



#### NOTE:

1. All timing measurements are made at 1.5V unless otherwise noted.



**Output Delay versus Capacitance**