

Model Solutions

EEE 3104 / ETI 3104 CAT II

Question 1

- a) Flip-flops - can be synchronized using a clock
latches - cannot be synchronized using a clock.
- b) Sequential circuits - outputs functions of current & past inputs.
Combinational logic circuits - outputs functions of current inputs only.
- c) Level triggering - triggering using logic level 1 or 0
Edge triggering - triggering using clock transitions

Question 2



- Design has to cater for changes in circuit state in the duration of the triggering level, before the next ~~clock~~ trigger comes.

Question 3


Truth Table

			Partitioning	
A	B	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

a) 4 to 1 Mux implementation.





b) 3 to 8 decoder required (8 combinations).



Question 4.

Truth table.

J	K	Q_n	Q_{n+1}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0




Question 5.


Case I) - States 0-5

- Need 3 flip-flops.

go back to 0 when you detect 110 (upper 2 bits all 1's)



Case 2) states: $00 \rightarrow 01 \rightarrow 10$ goes back to 0 when 11 appears
 0-2)
 2 flip flops needed.



Question 6.

Even numbers: 10, 12

states: $1010 \rightarrow 1100$



Flip-flops required: 4.

Truth table:


Present state	Next state	Inputs			
$Q_3 Q_2 Q_1 Q_0$	$Q_3^+ Q_2^+ Q_1^+ Q_0^+$	D_3	D_2	D_1	D_0
1 0 1 0	1 1 0 0	1	1	0	0
1 1 0 0	1 0 1 0	1	0	1	0
All others	All others	X	X	X	X

for Kmap D_3 will have 1s and Xs only $\therefore D_3 = 1$

Kmap for D_0 will have 0s and Xs only $\therefore D_0 = 0$




$$D_2 = Q_1 \quad \text{and} \quad D_1 = \bar{Q}_1$$



Question 7.

- You can serialize outputs using clock pulses i.e.



Question 8

Gray-to-binary

Truth table -

Gray		Binary	
G_1	G_0	B_1	B_0
0	0	0	0
0	1	0	1
1	1	1	0
1	0	1	1

