

EEE 3104 and ETI 3104 Digital Electronics I

School of Engineering

Bachelor of Science in Electrical and Electronic Engineering

Bachelor of Science in Telecommunication and Information Engineering

Bachelor of Education Technology in Electrical and Electronic Engineering

Instructor: L. Otieno

Notes prepared by A. M. Mbugua (with minor editing and revision)

July 2025

Dedan Kimathi University of Technology

Contents

1	The Course	1
2	Number system	4
2.1	Introduction	4
2.2	Common number systems	4
2.2.1	Decimal number systems	5
2.2.2	Binary Number System	5
2.2.2.1	Binary to Decimal Conversion	5
2.2.2.2	Decimal to Binary Conversion	6
2.2.3	Octal Number System	7
2.2.3.1	Octal to Decimal Conversion	7
2.2.3.2	Decimal to Octal Conversion	7
2.2.3.3	Octal to Binary Conversion	8
2.2.3.4	Binary to Octal Conversion	9
2.2.4	Hexadecimal Number System	10
2.2.4.1	Hexadecimal to Decimal Conversion	10
2.2.4.2	Decimal to Hexadecimal Conversion	11
2.2.4.3	Hexadecimal to Binary Conversion	12
2.2.4.4	Binary to Hexadecimal Conversion	13
2.3	Compliments	14
2.3.1	Diminished radix complement	14
2.3.2	Radix compliment	14
2.4	Signed Binary Numbers	15
2.4.1	Sign-Magnitude Notation	15
2.4.2	Ones (1's) Complement Notation	16
2.4.3	Twos Complement Notation	16
2.5	Range of signed integer numbers	18

2.6	Subtraction using compliments	19
2.7	Floating-point numbers	22
3	Number codes	25
3.1	Binary Codes	25
3.1.1	Binary Coded Decimal (BCD) Code	25
3.1.2	Excess-3 Code	26
3.1.3	Gray Code	27
3.1.4	Alphanumeric codes	29
3.2	Error detection and correction codes	31
3.2.1	Parity Check	31
3.2.2	Hamming code	33
4	Boolean algebra and logic gates	37
4.1	Introduction	37
4.1.1	Boolean Algebra	37
4.1.2	Logic gates	38
4.1.3	Truth Table	38
4.2	Logic gates	39
4.2.1	Basic gates	39
4.2.2	Other common logic gates	42
4.2.3	Universal gates	43
4.3	Laws of Boolean Algebra	45
4.3.1	OR laws	46
4.3.2	AND laws	46
4.3.3	Commutative laws	46
4.3.4	Associative laws	47
4.3.5	Distributive laws	47
4.3.6	Absorptive laws	47
4.4	DeMorgan's theorems	48

4.5	Proofing Boolean expressions	48
4.5.1	Proof by truth table	48
4.5.2	Proof by algebraic means	49
5	Minimization of Boolean expressions	51
5.1	Standard Forms of Boolean Expressions	51
5.1.1	Standard Sum of Products	51
5.1.2	Standard product of sums	52
5.2	Karnaugh maps (K-maps)	53
5.2.1	Constructing K-maps	54
5.2.2	Loopings in a K-map	56
5.2.3	Minimized expression	59
5.2.4	The simplification procedure	59
5.2.5	Don't care conditions	60
5.2.6	Further examples of SOP and POS minimizations	62
5.2.7	A note on minimization	63
6	Combinational Logic Circuits	64
6.1	Introduction	64
6.2	Common combinational logic circuits	65
6.2.1	Adders	65
6.2.2	Subtractors	67
6.2.3	Magnitude Comparators	70
6.2.4	Decoders	73
6.2.5	Encoders	79
6.2.6	Multiplexers	81
6.2.7	Demultiplexers	87
6.3	NAND/NOR gate circuit implementation	89
6.3.1	NAND gates only implementation of Boolean functions	89
6.3.2	NOR gates only implementation of Boolean functions	90

7	Sequential Logic Circuits	92
7.1	Introduction	92
7.1.1	Synchronous and asynchronous sequential circuits	93
7.1.2	Latches and flip-flops	93
7.1.3	Monostable, bistable, and astable multivibrators	93
7.1.4	Asynchronous <i>Preset</i> and <i>Clear</i> inputs	94
7.2	Flip-flops	94
7.2.1	NAND Gate Latch	95
7.2.2	SR flip-flop	96
7.2.3	D flip-flop	98
7.2.4	JK flip-flop	100
7.2.5	T flip-flop	102
7.2.6	Master-slave flip-flop	103
7.3	Deriving one flip-flop function from another	105
7.4	Counters	108
7.4.1	Asynchronous Counters	108
7.4.2	Synchronous Counters	112
7.5	Shift Registers	115
7.5.1	Shift Right Register	115
7.5.2	Shift Left Registers	116

Chapter 1

The Course

Course outline

Prerequisites

None

Purpose of the course

The aim of this course is to enable the student to understand number systems and codes, Boolean algebra and logic gates, and their application.

Expected learning outcomes

By the end of this course, the learner should be able to;

1. Understand number system and codes
2. Appreciate arithmetic and logic operations using different number systems
3. Use logic gates to design combinational and sequential circuits

Course content

1. *Number systems*: Decimal, binary, octal, and hexadecimal numbers; number system conversion, binary arithmetic, signed binary numbers, floating-point numbers.
2. *Number codes*: Binary Coded Decimal (BCD), Gray, Excess-3; alphanumeric codes, error detecting/correcting (encoding and decoding), code converters, and applications of various codes.
3. *Boolean algebra and logic gates*: circuits, truth tables, logic symbols, levels, Boolean expressions, axioms and postulates of Boolean algebra.
4. *Minimization of Boolean expressions*: Venn diagrams, laws and theorems. Karnaugh maps, SOP and POS, NAND and NOR logic implementation.
5. *Combinational logic circuits*: arithmetic circuits, comparators, encoders, decoders, multiplexers, demultiplexers, parity checker.
6. *Sequential logic circuits*: JK, SR, D, T, flip-flops, counters, Johnson and Ring counters, shift registers.

Laboratory/Practical Exercises

1. Verification of logic gates
2. Construction of adders, subtractors
3. Conversion of decimal to BCD and BCD to decimal (encoding and decoding)

Mode of delivery

- two (2) hour lectures per week
- two (2) hour tutorial per week
- at least five (5) 3-hour laboratory sessions per semester organized on a rotational basis

Course assessment

A total of 100%, the components of which are listed below.

1. Cats **10%**
2. Assignments **5%**
3. Labs **15%**
4. Exam **70%**

Core textbook

1. R. L. Tokheim, *Digital Electronics: Principles and Applications*, McGraw-Hill Education, 2014.

Reference textbooks

1. M. M. Mano and M. D. Ciletti, *Digital Design: With an Introduction to the Verilog HDL, VHDL, and SystemVerilog*, Pearson, 2021.
2. T. L. Floyd, *Digital Fundamentals*, Pearson, 2014.
3. K. M. Anil, *Digital electronics: principles, devices and applications*, McGraw-Hill, 2007.

Simulation software

Download [logisim-evolution](#) from GitHub. We will use it for most of our learning exercises.

Chapter 2

Number system

2.1 Introduction

Digital quantities can only take on discrete values while analog quantities vary over a continuous range of values. Examples of digital systems include electronic calculators, digital watches, digital voltmeters and digital computers. Examples of analog devices include pointer-type instruments like speedometers, voltmeters, analog computers, etc.

Advantages of digital systems over analog quantities are:

1. They are easier to design than analog systems.
2. Easy to store large quantities of information.
3. Accuracy and precision are greater.
4. digital circuits are less affected by noise.

2.2 Common number systems

All number systems are based on an ordered set of numbers called digits. The total number of digits used in a system is called the base or radix of the system e.g. base 10 (or radix 10) uses then ten digits 0, 1, 2, 3, 4, 5, 6, 7, 8 and 9. The four number systems that are used in digital systems are:

2.2.1 Decimal number systems

This is a positional-value system, that is, the value of a digit depends on its position in the number. It is possible to design a digital system with ten states (decimal) but this would not be easy to design as it would mean designing a circuit with ten discrete voltage levels.

2.2.2 Binary Number System

This is known as Base 2 or Radix 2. It uses only two digits, 0 and 1. In digital systems, these two digits are known as bits. The binary system is a positional value system, with the weights as shown in Figure 2.1




Fig. 2.1: Binary Weighting Factors

2.2.2.1 Binary to Decimal Conversion

The decimal equivalent of the binary number $a_n a_{n-1} \dots a_1 a_0 . a_{-1} a_{-2} \dots a_{m-1} a_m$ is given by

$$\begin{aligned}
 & (2^n \times a_n) + (2^{n-1} \times a_{n-1}) + \dots + (2^1 \times a_1) + (2^0 \times a_0) + (2^{-1} \times a_{-1}) + \\
 & (2^{-2} \times a_{-2}) + \dots + (2^{-m+1} \times a_{-m+1}) + (2^{-m} \times a_{-m})
 \end{aligned}$$

Exercise 1:

Convert 101.101_2 into decimal

Solution 1:

$$101.101_2 = (2^2 \times 1) + (2^1 \times 0) + (2^0 \times 1) + (2^{-1} \times 1) + (2^{-2} \times 0) + (2^{-3} \times 1) = 5.625_{10}$$

2.2.2.2 Decimal to Binary Conversion

For **Integers**, apply repeated division by 2 and read the binary equivalent upwards

Exercise 2:

Convert 23_{10} into binary.

Solution 2:

$$\begin{array}{r|l}
 2 & 23 \\
 \hline
 2 & 11 \text{ R } 1 \\
 \hline
 2 & 5 \text{ R } 1 \\
 \hline
 2 & 2 \text{ R } 1 \\
 \hline
 2 & 1 \text{ R } 0 \\
 \hline
 & 0 \text{ R } 1
 \end{array}
 \quad \uparrow \quad 23_{10} = 10111_2$$

For **Fractions**, use repeated multiplication by 2 and read the number downwards as follows

Exercise 3:

Convert 0.8125_{10} into binary.

Solution 3:

0.8125×2	1.625	1	↓
0.625×2	1.25	1	
0.25×2	0.5	0	
0.5×2	1.0	1	

$$0.8125_{10} = 0.1101_2$$

2.2.3 Octal Number System

This is a base 8 number system using the digits 0,1,2,3,4,5,6,7. The weighting factors are as shown in Figure 2.2




Fig. 2.2: Octal Weighting Factors

2.2.3.1 Octal to Decimal Conversion

The decimal equivalent of the binary number $a_n a_{n-1} \dots a_1 a_0 . a_{-1} a_{-2} \dots a_{m-1} a_m$ is given by

$$(8^n \times a_n) + (8^{n-1} \times a_{n-1}) + \dots + (8^{-1} \times a_{-1}) + (8^0 \times a_0) + (8^{-1} \times a_{-1}) + (8^{-2} \times a_{-2}) + \dots + (8^{-m+1} \times a_{-m+1}) + (8^{-m} \times a_{-m})$$

Exercise 4:

Convert 125.36_8 into decimal.

Solution 4:

$$125.36_8 = (8^2 \times 1) + (8^1 \times 2) + (8^0 \times 5) + (8^{-1} \times 3) + (8^{-2} \times 6) = 85.46875_{10}$$

2.2.3.2 Decimal to Octal Conversion

For **Integers**, apply repeated division by 8 and read the octal equivalent upwards

Exercise 5:

Covert 459_{10} into octal.

Solution 5:

8	459	
8	57	R 3
8	7	R 1
	2	R 7

↑

$$459_{10} = 713_8$$

For **Fractions**, use repeated multiplication by 8 and read the number downwards as follows

Exercise 6:

Covert 0.78125_{10} into binary

Solution 6:

0.78125×8	6.25	6	↓
0.25×8	2.0	2	

$$0.78125_{10} = 0.62_8$$

2.2.3.3 Octal to Binary Conversion

The procedure here is to convert each octal digit to its 3-bit binary equivalent then to juxtapose these codes to give us the equivalent binary code. The 3-bit binary codes corresponding to the octal digits are shown on the table below:

Octal	Binary
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

Exercise 7:

Convert 713.62_8 to binary.

Solution 7:

From the above table, we can see that the 3-bit binary codes for 7, 1, 3, 6 and 2 are respectively 111, 001, 011, 110 and 010. We can therefore directly write that $713.62_8 = 111001011 : 110010_2$

2.2.3.4 Binary to Octal Conversion

In this case, we divide the binary number in groups of 3 bits, starting from the binary point. We then use the table shown in the previous section to get the corresponding octal digits.

Exercise 8:

Convert 10111101.1111_2 to octal.

Solution 8:

The procedure is illustrated on Figure 2.3

Hence

$$10111101.1111_2 = 275.74_8$$




Fig. 2.3: Binary to octal conversion

2.2.4 Hexadecimal Number System

This is a base 16 number system using the digits 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F. The weighting factors are as shown in Figure 2.4




Fig. 2.4: Hexadecimal Weighting Factors

2.2.4.1 Hexadecimal to Decimal Conversion

The decimal equivalent of the binary number $a_n a_{n-1} \dots a_1 a_0 . a_{-1} a_{-2} \dots a_{m-1} a_m$ is given by

$$(16^n \times a_n) + (16^{n-1} \times a_{n-1}) + \dots + (16^{-1} \times a_{-1}) + (16^0 \times a_0) + (16^{-1} \times a_{-1}) + (16^{-2} \times a_{-2}) + \dots + (16^{-m} \times a_{-m})$$

Exercise 9:

Convert $2EA.B_{16}$ into decimal.

Solution 9:

$$2EA.B_{16} = (16^2 \times 2) + (16^1 \times 14) + (8^0 \times 10).(16^{-1} \times 11) = 746.6875_{10}$$

2.2.4.2 Decimal to Hexadecimal Conversion

For **Integers**, we use repeated division by 16 and read the hexadecimal number upwards. If the remainder exceeds 9, we replace it with the corresponding hexadecimal digit.

Exercise 10:

Convert 428_{10} to hexadecimal.

Solution 10:

16	428	
16	26	R 12
16	1	R 10
	0	R 1

$428_{10} = 1AC_{16}$

\uparrow

For **Fractions**, use repeated multiplication by 16 and read the number downwards as follows

Exercise 11:

Convert 0.75390625_{10} into Hexadecimal.

Solution 11:

0.75390625×16	12.0625	12	\downarrow
0.0625×16	1.0	1	

$0.75390625_{10} = 0.C1_{16}$

2.2.4.3 Hexadecimal to Binary Conversion

The procedure is similar to that of Octal to Binary conversion, the only difference being that we first convert each hexadecimal digit into 4-bit binary. The 4-bit binary codes representing each hexadecimal digit are tabulated below.

Decimal	Hexadecimal	Octal	Binary
0	0	0	0000
1	1	1	0001
2	2	2	0010
3	3	3	0011
4	4	4	0100
5	5	5	0101
6	6	6	0110
7	7	7	0111
8	8	10	1000
9	9	11	1001
10	A	12	1010
11	B	13	1011
12	C	14	1100
13	D	15	1101
14	E	16	1110
15	F	17	1111

Exercise 12:

Convert $2EA.B_{16}$ to binary.

Solution 12:

From the above table, the 4-bit binary codes for 2, E, A, and B are respectively 0010, 1110, 1010 and 1011 so we can therefore directly write that

$$2EA.B_{16} = 001011101010.1011_2$$

2.2.4.4 Binary to Hexadecimal Conversion

In this case, we divide the binary number in groups of 4 bits, starting from the binary point. We then use the table shown above to get the corresponding hexadecimal digits.

Exercise 13:

Convert 110110011.01011_2 to Hexadecimal.

Solution 13:

The procedure is illustrated on Figure 2.5 below.




Fig. 2.5: Binary to Hexadecimal conversion

Hence

$$110110011.01011_2 = 1B3.58_{16}$$

2.3 Compliments

Complements are used in digital computers for simplifying the subtraction operation and for logical manipulation. There are two types of complements for each base- r system: the *radix complement* and the *diminished radix complement*.

2.3.1 Diminished radix complement

This is also called the $(r - 1)$'s compliment where r is the base of the number. For example for base 10, it is called the 9's compliment, for base 2 it is called the 1's compliment.

The compliment is obtained by subtracting each of the digits from $r - 1$. Example;

- the 9's complement of 546700 is $999999 - 546700 = 453299$, and
- the 9's complement of 012398 is $999999 - 012398 = 987601$.

The 1's complement of a binary number is obtained by subtracting each digit from 1. When subtracting binary digits from 1, we can have either $1 - 0 = 1$ or $1 - 1 = 0$, which causes the bit to change from 0 to 1 or from 1 to 0. Therefore, the 1's complement of a binary number is formed by changing 1's to 0's and 0's to 1's. Example;

- the 1's complement of 1011000 is 0100111, and
- the 1's complement of 0101101 is 1010010.

The $(r - 1)$'s complement of octal or hexadecimal numbers is obtained by subtracting each digit from 7 or F (decimal 15), respectively.

2.3.2 Radix complement

Also called the r 's compliment. It is obtained by adding 1 to the $(r - 1)$'s compliment. Example;

- The 10's complement of decimal 2389 is $7610 + 1 = 7611$ and is obtained by adding 1 to the 9's-complement value.
- The 2's complement of binary 101100 is $010011 + 1 = 010100$ and is obtained by adding 1 to the 1's-complement value.

2.4 Signed Binary Numbers

Since digital computers and calculators handle negative as well as positive numbers, some means is required for representing the sign of the number (+ or −). This is done by the use of a sign bit. The most significant bit of a binary number is used to denote the sign of the number.

There are three notations that are commonly used representing signed numbers. These are:

1. Sign-Magnitude Notation
2. Ones (1's) Complement Notation
3. Twos (2's) Complement Notation

In all these notations, positive numbers have the Most Significant Bit (MSB) as zero, while negative numbers have MSB as 1.

2.4.1 Sign-Magnitude Notation

To obtain the sign-magnitude notation of a given number, we first obtain its unsigned binary equivalent using the methods described in the previous sections. If the number is positive, we then add a zero (0) to become the MSB, and if the number is negative, we add a one (1) to become the MSB.

Exercise 14:

Convert +53 and −53 to binary in sign-magnitude notation.

Solution 14:

The unsigned binary code for 53 can be obtained by successive division by 2 as 110101. For +53, we add a '0' sign bit as MSB to give the binary sign-magnitude code for +53 as 0110101. For -53, we add a '1' for a sign bit to get 1110101.

2.4.2 Ones (1's) Complement Notation

To get the ones complement notation for a positive number, the unsigned binary notation of the number is obtained, after which a zero (0) is added to the number as the MSB (This is similar to the Sign-Magnitude notation).

The ones complement notation of a negative number is obtained from the corresponding positive binary number by changing each zero in the digit to a 1, and each 1 in the positive binary number to a zero.

As an example, we saw in the previous section that $53 = 110101$ in unsigned binary. +53 would be represented by 0110101 in Ones Complement Notation (OCN). To represent -53 in OCN, we simply complement all the bits in +53 to get 1001010.

2.4.3 Twos Complement Notation

The procedure for obtaining the Twos Complement Notation (TCN) of a positive number is similar to that of obtaining OCN for a positive number.

For a negative number, you add 1 to the Least Significant Bit (LSB) position of the ones complement notation of the number.

Exercise 15:

Obtain the TCN of +53 and -53.

Solution 15:

53 = 110101 in unsigned binary.

Adding a sign bit gives +53 = 0110101 in TCN.

To obtain the code for -53, we first obtain the ones complement notation of the code 0110101, which is 1001010. We then add 1 to the LSB position to get 1001011, which is the TCN of -53.

This can be verified as follows

$$\begin{aligned} & (-1 \times 2^6) + (1 \times 2^3) + (1 \times 2^1) + (1 \times 2^0) \\ & = -64 + 8 + 2 + 1 = -53 \end{aligned}$$

Exercise 16:

Convert -29.625 into Twos Complement Binary.

Solution 16:

$$29.625 = 11101.101$$

$$+29.625 = 011101.101$$

$$-29.625 = 100010.010 \quad \text{OCN}$$

$$-29.625 = 100010.011 \quad \text{TCN}$$

$$(-1 \times 2^5) + (1 \times 2^1) + (1 \times 2^{-2}) + (1 \times 2^{-3}) = -29.625$$

2.5 Range of signed integer numbers

For signed binary numbers, the range of integer numbers that can be represented is determined by the number of bits used to represent the number. If n bits (inclusive of the sign bit) are used to represent integers, the range of integers that can be represented is given by

$$\text{Range} = (-2^{n-1}) \text{ to } (+2^{n-1} - 1). \quad (2.1)$$

Exercise 17:

- (a) What is the range of signed integers that can be represented by $n = 16$ bits?
- (b) What is the total number of unique integers that are represented in the range calculated in (a)?
- (c) What is the range of unsigned integers that can be represented by $n = 16$ bits?
- (d) What is the total number of unique integers represented in the range calculated in (c)?
- (e) Comment on the results obtained in (a) and (c).

Solution 17:

- (a) Range = -2^{15} to $2^{15} - 1$, which is $-32,768$ to $+32,767$.
- (b) Number of integers = $32,767 + 32,768 + 1 = 2^{16} = 65,536$.
- (c) Range = 0 to $2^{16} - 1$, which is 0 to $65,535$.
- (d) Number of integers = $65,535 - 0 + 1 = 2^{16} = 65,536$.
- (e) The results are equal. Both signed and unsigned numbers represent a similar **total** number of unique integers.

Exercise 18:

Which signed number systems can represent $+0$ and -0 ?

Solution 18:

Try this by yourself.

2.6 Subtraction using compliments

The subtraction of two n -digit unsigned numbers $M - N$ in base r can be done as follows:

1. Add the minuend M to the r 's complement of the subtrahend N . This performs
2. If $M \geq N$, the sum will produce an end carry, which is discarded; what is left is the result $M - N$.
3. If $M \leq N$, the sum does not produce an end carry, which is the r 's complement of $(N - M)$. To obtain the answer in a familiar form, take the r 's complement of the sum and place a negative sign in front.

Exercise 19:

Using 10's complement, subtract $72532 - 3250$.

Solution 19:

$$\begin{array}{rcl} M & = & 72532 \\ 10' \text{ s complement of } N & = & +96750 \\ \text{Sum} & = & 169282 \\ \text{Discard end carry } 10^5 & = & -100000 \\ \text{Answer} & = & 69282 \end{array}$$

Exercise 20:

Using 10's complement, subtract $3250 - 72532$.

Solution 20:

$$\begin{aligned}
 M &= 03250 \\
 10\text{'s complement of } N &= +27468 \\
 \text{Sum} &= 30718 \\
 \text{There is no end carry.} \\
 \text{Answer: } -(10\text{'s complement of } 30718) &= -69282
 \end{aligned}$$

Exercise 21:

Given the two binary numbers $X = 1010100$ and $Y = 1000011$, perform the following subtraction using 2's complements.

i. $X - Y$

ii. $Y - X$

Solution 21:

i. $X - Y$

$$\begin{aligned}
 X &= 1010100 \\
 2\text{'s complement of } Y &= +0111101 \\
 \text{Sum} &= 10010001 \\
 \text{Discard end carry } 2' &= -10000000 \\
 \text{Answer: } X - Y &= 0010001
 \end{aligned}$$

ii. $Y - X$

$$\begin{aligned}
 Y &= 1000011 \\
 2\text{'s complement of } X &= +0101100 \\
 \text{Sum} &= 1101111 \\
 \text{There is no end carry.} \\
 \text{Answer: } Y - X &= -(2\text{'s complement of } 1101111) = -0010001
 \end{aligned}$$

Subtraction of unsigned numbers can be done also by means of the $(r-1)$'s complement. The $(r-l)$'s complement is one less than the r 's complement.

Because of this, the result of adding the minuend to the complement of the subtrahend produces a sum that is 1 less than the correct difference when an end carry occurs. Removing the end carry and adding 1 to the sum is referred to as an end-around carry.

Exercise 22:

Given the two binary numbers $X = 1010100$ and $Y = 1000011$, perform the following subtraction using 1's complements.

i. $X - Y$

ii. $Y - X$

Solution 22:

i. $X - Y$

$$\begin{array}{r}
 X = 1010100 \\
 \text{1's complement of } Y = + 0111100 \\
 \text{Sum} = 10010000 \\
 \text{end carry round} \quad 0010000 \\
 \phantom{\text{end carry round}} + 1 \\
 \text{Answer: } X - Y = 0010001
 \end{array}$$

ii. $Y - X$

$$\begin{array}{r}
 Y = 1000011 \\
 \text{1's complement of } X = + 0101011 \\
 \text{Sum} = 1101110 \\
 \text{There is no end carry.} \\
 \text{Answer: } Y - X = -(1\text{'s complement of } 1101110) = -0010001
 \end{array}$$

2.7 Floating-point numbers

Floating-point numbers contain both the integer part and the fraction part. They are *real* numbers. Floating point numbers are typically represented using a *mantissa* and an *exponent*. The *mantissa* represents the magnitude of the number and the *exponent* represents the number of places that the decimal point is to be moved.

For binary numbers, there are standards used to represent floating numbers. One such standard is defined by ANSI/IEEE Standard 754-1985 (you can look this up online). There are three forms of representation of complex numbers:

- i. single-precision (using 32 bits),
- ii. double-precision (using 64 bits), and
- iii. extended-precision (using 80 bits).

The format of representation is the same with the difference only coming in the number of bits used for representation of floating-point numbers. The format is represented in Table 2.1. The format for m

Table 2.1: Binary floating-point format (ANSI/IEEE Standard 754-1985)

Sign (s)	Exponent (e)	Mantissa (m)
----------	--------------	--------------

when the number $1.XXXX \times 2^n$ is $XXXX$. The 1 to the left of the decimal point (the integer) is assumed to be present. The exponent is written biased (i.e. $e = \text{actual exponent} + 2^{n_e-1} - 1$, where n_e are the number of exponent bits).

The sign, exponent, and mantissa bits are allocated as shown in Table 2.2

The value of a floating-point number is obtained using

$$(-1)^s \times m \times 2^{e-b}, \quad (2.2)$$

where $b = 2^{n_e-1}$ is the bias.

Table 2.2: Allocation of bits (ANSI/IEEE Standard 754-1985)

	s bits, n_s	e bits, n_e	m bits n_m
single-precision	1	8	23
double-precision	1	11	52
extended-precision	1	15	64

Exercise 23:

Represent -10110100.10001_2 in single-precision floating-point format.

Solution 23:

The components are:

$$s : 1_2,$$

$$m : 1.011010010001_2, \text{ and}$$

$$e : (7 + 2^7 - 1)_{10} = 134_{10} = 10000110_2.$$

Therefore:

s	e	m
1	10000110	011010010001000000000000

Exercise 24:

Represent -407688_{10} in binary single-precision floating-point format.

Solution 24:

Try this by yourself.

Exercise 25:

Convert the following single-precision floating-point number to its equivalent decimal.

s	e	m
1	10010001	100011100010000000000000

Solution 25:

Try this by yourself.

Chapter 3

Number codes

3.1 Binary Codes

3.1.1 Binary Coded Decimal (BCD) Code

BCD code represents each digit of a decimal number by a 4-bit binary number. The codes used are tabulated below:

Decimal	BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

Note that BCD code uses binary codes 0000 to 1001 to represent decimal digits, it does not use codes 1010, 1011, 1100, 1101, 1110 and 1111. It is a weighted code.

To convert a decimal number to BCD code, we simply write out the BCD code for each digit e.g. to convert the decimal number 137 to BCD, we can see from the above table that the BCD code for 1 is 0001, for 3 is 0011 and for 7 is 0111, so the BCD code for 137 is 000100110111.

To convert a BCD code number to decimal, we simply group the bits in groups of 4 bits each and write out the decimal digit corresponding to each decimal digit.

The main advantage of BCD code is the relative ease of converting to and from decimal. BCD code is used in digital machines whenever decimal information is either applied as inputs or displayed as outputs e.g. digital voltmeters, digital clocks, e.t.c. use BCD because they display information in decimal. Electronic calculators use BCD because the input numbers are entered in decimal via the keypad and the output numbers displayed in decimal. However, BCD code is not used in modern high-speed digital computers because:

1. it requires more storage space, and
2. the arithmetic with BCD is more complicated.

Can you explain each of the points enumerated above?

3.1.2 Excess-3 Code

The excess-3 code (also known as Xs-3 code) for a decimal number is obtained in the same manner as for BCD, except that 3 is added to each digit before encoding it in binary

The table below shows the codes used by Xs-3 code, and these are listed alongside BCD codes.

Decimal	BCD	Excess-3
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100

The Xs-3 code does not use codes 0000, 0001, 0010, 1101, 1110 and 1111. The advantage of this code is that at least one 1 is present in all codes, providing an error-detection ability.

3.1.3 Gray Code

In gray code, only one bit changes in going from one number to the next. It is a *non-weighted code* - bit positions in the code do not have any specific weights attached to them.

The table below shows the Gray codes for the first 16 decimal digits.

Decimal	Binary	Gray
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	0111
6	0110	0101
7	0111	0100
8	1000	1100
9	1001	1101
10	1010	1111
11	1011	1110
12	1100	1010
13	1101	1011
14	1110	1001
15	1111	1000

Binary-to-Gray code conversion

The following rules are followed to convert a binary code to Gray code.




Fig. 3.1: Binary-to-Gray code conversion.

1. The MSB is the same as the corresponding MSB in the binary number.
2. Going from the MSB to the LSB, add each adjacent pair of binary code bits to get the next Gray code bit. Discard any carries.

Exercise 26:

Convert 10110 to Gray code.

Solution 26:

Following the procedure, the results are obtained as follows: The Gray code of the binary number 10110 is 11101.

Gray-to-Binary conversion

The following rules are followed to convert a Gray code to binary code.

1. The MSB is the same as the corresponding MSB in the Gray code.
2. Going from the MSB to the LSB, add each binary code generated to the next Gray code bits to get the next Gray code bit. Discard any carries.

Exercise 27:

Convert 11011 to binary code.

Solution 27:




Fig. 3.2: Gray-to-Binary conversion.

Following the procedure, the results are obtained as follows: The binary number of the Gray code 11011 is 10010.

Applications of Gray codes

Observe that only one bit position changes in the binary code in moving from one number to the next. Gray code is often used in situations where other codes might produce erroneous or ambiguous results during those transitions in which more than 1 bit of the code is changing e.g. in the transition from 7 to 8 in binary, all bit positions change, and in a practical circuit, these bit positions may not change at exactly the same time and this could cause problems in some circuits. Another application of Gray code is in *Karnaugh maps* (a tool used in the process of digital design), as we will see later in this unit.

3.1.4 Alphanumeric codes

Communication requires more than just numbers. You also have to convey alphabetic characters and symbols. You only need to look at your computer's keyboard (or smartphone's keypad) to see that there are many symbols and characters that also need some digital representation.

At the minimum, alphanumeric codes have to represent letters of the alphabet and the 10 decimal numbers. If the alphabet to be represented is the English alphabet, a total number of 36 items have to be represented (0 to 9 and a to z). A minimum of 6 bits are required to represent each of the 36 items uniquely. In practice, in addition to the 36 items, you also need a way to represent symbols and other necessary instructions. A 6-bit code has room for $2^6 - 36 = 64 - 36 = 28$ symbols to be represented alongside the alphanumeric codes.

ASCII

The most common of the alphanumeric codes is the *American Standard Code for Information Interchange (ASCII)* (pronounced '*askee*'). It has 128 characters and symbols represented by a 7-bit binary code. It is normally presented as an 8-bit code, with the MSB always set to 0. The code can also be represented in the hexadecimal format. For instance, 01110000 is represented as $7F$.

You can search an ASCII table online. Generally, the code is grouped as follows:

1. the first 32 ASCII characters represent non-graphic commands that are never printed, such as *CONTROL*, *ESCAPE*, e.t.c.
2. The other characters are used to represent the decimal digits, the alphabet (lowercase and uppercase), punctuation signs and other commonly used symbols.

Extended ASCII

These codes make use of the remaining 128 combinations of the 8-bit code (from 80_{16} to FF_{16}), to have a total of 256 combinations. Extended ASCII characters fall into the following categories.

- Non-English alphabetic characters
- Currency symbols
- Greek letters
- Mathematical symbols
- Drawing characters
- Bar graphing characters
- Shading characters

3.2 Error detection and correction codes

In communications systems, one of the objectives is reliable transfer of information. While it is impossible to avoid errors because of *imperfect channels*, communication systems can be designed so that transfer of information is affected by an acceptable amount of errors. To achieve acceptable reliability, a method of for detecting and/or detecting errors in transmissions at the receiver side is normally implemented. Designing codes for reliable (low transmission errors) and efficient (optimal user of resources) transmission is the subject of *Information Theory*, which most of you are likely to meet in some form or another in the course of your studies.

To detect and/or correct errors, redundant bits are added to binary codes. Error correction requires the error to be detected first. The design of the code determines how many erroneous bit errors can be detected in a code. Some of the methods used to do this are enumerated here for illustration.

- i. Parity check for *error detection*.
- ii. Hamming codes for *error correction*.

3.2.1 Parity Check

In the parity method, a parity bit is added to a code to tell if *the number of 1's is odd or even*. There are two parity methods:

- i. even parity, or
- ii. odd parity.

A system may only choose to use one of them, not both.

In **even parity**, a parity bit is added to a code to make the total number of 1's even.

In **odd parity**, a parity bit is added to a chode to make the total number of 1's odd.

Exercise 28:

Add parity bits to the following BCD codes for an *even* parity system.

- i. 0110
- ii. 0000
- iii. 1000

Solution 28:

- i. There are two 1's in 0110, the parity bit is 0 to make total 1's even. The code with parity bit is:
00110.
- ii. There are zero 1's in 0000, the parity bit is 0 to make total 1's even. The code with parity bit is:
00000.
- iii. There is one 1's in 1000, the parity bit is 1 to make total 1's even. The code with parity bit is:
11000.

Exercise 29:

Add parity bits to the following BCD codes for an *odd* parity system.

- i. 0110
- ii. 0000
- iii. 1000

Solution 29:

- i. There are two 1's in 0110, the parity bit is 1 to make total 1's odd. The code with parity bit is:
10110.
- ii. There are zero 1's in 0000, the parity bit is 1 to make total 1's odd. The code with parity bit is:
10000.
- iii. There is one 1's in 1000, the parity bit is 0 to make total 1's odd. The code with parity bit is:
01000.

Error detection using parity bit

Parity check method can only detect an error occurring in an odd number of bits in a group. For instance, assuming the **1001** is to be transmitted in an *even parity* system, the transmitted group is **01001**. Suppose that on the reception side, **01101** is received, with one bit corrupted by the *transmission channel*. Parity check at the receiver detects that the number of 1's are odd and therefore an error is detected.

Other examples are given in Table 3.1 for even parity.

Table 3.1: Parity check: even parity. Errors are indicated using red.

code	parity bit	parity bit + code	Received	Parity check	reason
0101	0	00101	0 1 100	no error	2 errors (even)
0001	1	10001	0 1101	error	3 errors (odd)
0110	0	00110	1 0110	erorr	1 error (odd)

Similarly, for odd parity, even errors are not detected by parity check. In Table 3.2, assuming the errors are in the same locations as the illustration for even parity in Table 3.1.

Table 3.2: Parity check: odd parity. Errors are indicated using red.

code	parity bit	parity bit + code	Received	Parity check	reason
0101	1	10101	0 1 100	no error	2 errors (even)
0001	0	00001	1 1101	error	3 errors (odd)
0110	1	10110	0 0110	erorr	1 error (odd)

3.2.2 Hamming code

Parity check can detect odd errors. In practice, it is used to detect a single error. In order to correct the error, the location of the error has to be identified. Now more bits can be added to the transmitted code in order to identify the location of the error and to correct it. Here, an illustration of a Hanning code that uses 3 parity bits for a 4-bide code.

Constructing Hamming codes

Let the number of parity bits be $p = 3$ and the number of bits in the code be $d = 4$. Let the parity bits be represented by P_i where $i = 0, \dots, p - 1$. Also, let the data bits be represented by D_j where $j = 0, \dots, d - 1$. In a (7,4) Hamming code (total of 7 bits, with 4 data bits and 3 parity bits), the bits are placed as shown in Table 3.3.

Table 3.3: (7,4) Hamming code construction

bit 6 (MSB)	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0 (LSB)
P_0	P_1	D_3	P_2	D_2	D_1	D_0

In Table 3.3, parity is used as follows:

- i. bit P_2 checks P_2 , D_2 , D_1 and D_0 ,
- ii. bit P_1 checks P_1 , D_3 , D_1 and D_0 , and
- iii. bit P_0 checks P_0 , D_3 , D_2 and D_0 .

Exercise 30:

Create a (7,3) Hamming code for 1001. Use even parity.

Solution 30:**Table 3.4:** (7,4) Hamming code using even parity.

Designation	P_0	P_1	D_3	P_2	D_2	D_1	D_0
Data			1		0	0	1
Parity	0	0		1			
Hamming code	0	0	1	1	0	0	1

Error detection and correction using Hamming codes

To detect and correct single errors, construct a code from the results of parity checks with P_2 , P_1 , and P_0 . You can use the following convention. When the parity check indicates there is no error, put a 1 and when the parity check indicates the presense of an error, put a 0. The resulting 3-bit code indicates the error position in the 7-bit Hamming code.

Here is the procedure.

- i. Check parity using P_2 . If the check is correct, set $C_2 = 1$, else set $C_2 = 0$.
- ii. Check parity using P_1 . If the check is correct, set $C_1 = 1$, else set $C_1 = 0$.
- iii. Check parity using P_0 . If the check is correct, set $C_0 = 1$, else set $C_0 = 0$.
- iv. Construct code $C_2C_1C_0$ to point to the location of bit error. 111 represents no error, and errors at bit 0 (LSB) to bit 6 (MSB) are represented by 000 to 110, respectively.

Exercise 31:

For the data code 1001, the corresponding Hamming code using even parity is 0011001. Suppose the code 1011001 is received after transmission. Show how the error can be corrected.

Solution 31:

- i. $P_2D_2D_1D_0 = 1001$, even parity check is correct, $C_2 = 1$
- ii. $P_1D_3D_1D_0 = 0101$, even parity check is correct, $C_1 = 1$
- iii. $P_0D_3D_2D_0 = 1101$, even parity check is false, $C_0 = 0$

Therefore, the code is 011, representing an error at bit position 6. We can go ahead and flip the bit to correct the error in 1011001 to 0011001.

Exercise 32:

- i. Create a (7,4) Hamming code for 0111. Use odd parity.
- ii. After transmission, there is an error in bit position 0. Show how you would detect and correct it.

Solution 32:

Try this on your own.

Chapter 4

Boolean algebra and logic gates

4.1 Introduction

4.1.1 Boolean Algebra

In Boolean algebra, the variables (called *Boolean variables*) are allowed to have only two possible values, 0 and 1. For example in the expression

$$y = f(A, B) \quad (4.1)$$

y is a function of variables A and B . A and B are Boolean variables and can only take the possible values of 0 or 1. A more general form of a Boolean expression for n (X_i where $i = 0, \dots, n - 1$) variables is written

$$y = f(X_0, X_1, \dots, X_{n-1}) \quad (4.2)$$

Basic operations of Boolean algebra

Boolean algebra has only 3 basic operations;

1. *Logical addition* (the **OR** operation), symbol '+',
2. *Logical Multiplication* (the **AND** operation), symbol '.', and
3. *Logical Complementation* (the **NOT** operation), symbol '¬', *, or ' '.

Any Boolean function, however complex, can be written as a combination of these three operations.

4.1.2 Logic gates

A logic gate is an electronic device used to make logic decisions. It is the basic building block for all digital systems. There are three basic logic gates

1. Inverter or NOT gate,
2. OR gate, and
3. AND gate.

4.1.3 Truth Table

It has inputs and outputs. The output usually depends on different combinations of the inputs.

Example 1

$$F = \overline{A}$$

A	F
0	1
1	0

Example 2

$$F = A + B$$

A	B	F
0	0	0
0	1	1
1	0	1
1	1	1

4.2 Logic gates

Other than the basic gates, there are other common gates used to implement Boolean expressions. The input-output operation of the basic gates and other commonly used gates are described section that follows.

4.2.1 Basic gates

NOT gate

The NOT gate has a single input and a single output. Its symbol is shown in Fig. 4.1. The small circle at the output side denotes the NOT operation. Without the small circle, the symbol represents a signal *buffer* (amplifying the current, maintaining the voltage).




Fig. 4.1: NOT gate

The truth table for the NOT gate is

X	Y
0	1
1	0

OR gate

It is used to implement the OR operation. The operation operates on **two** or **more** variables. The OR function operates on the following rules

$$0+0=0$$

$$0+1=1$$

$$1+0=1$$

$$1+1=1$$

The logic symbol for the OR gate is




Fig. 4.2: OR gate

The truth table of two input and three input OR gates are shown below.

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

A	B	C	D
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

In general, the OR operation produces a result of 1 when **any** of the input variables is 1.

AND gate

It is used to implement the AND operation. The AND operation operates on two or more variables.

The AND function operates on the following rules

$$0.0=0$$

$$0.1=0$$

$$1.0=0$$

$$1.1=1$$

The logic symbol for the AND gate is




Fig. 4.3: AND gate

The truth table of two input and three input AND gates are

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

A	B	C	D
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

The output is equal to 1 only for the single case when all the inputs are 1

4.2.2 Other common logic gates

XOR (Exclusive OR) gate

This is a gate that gives a high only when either of the inputs is high. The logic symbol for the XOR gate is




Fig. 4.4: XOR gate

The truth table is

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

$$Y = A \oplus B$$

$$Y = \bar{A}B + A\bar{B}$$

XNOR (Exclusive-NOR gate)

This gate is used to complement the XOR operation

The logic symbol is




Fig. 4.5: XNOR gate

The truth table is

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

$$Y = \overline{A \oplus B}$$

$$Y = \bar{\bar{A}B} + \bar{A\bar{B}}$$

4.2.3 Universal gates

Universal gates can be used to implement all the other gates. That is, one type of universal gates can implement AND, OR, and NOT operations. There are two universal gates

- i. NAND gates

ii. NOR gates

NOR gate

This is a gate that gives an output of 1 only when all inputs are 0. It is used to complement the OR gate. The logic symbol is




Fig. 4.6: NOR gate

The truth table is

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

$Y = \overline{A+B} \quad Y = \overline{A} \cdot \overline{B}$

NAND gate

This is a gate that gives a low output when all inputs are high. It complements the AND gate. The logic symbol is



Fig. 4.7: NAND gate

The truth table is

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

$$Y = \overline{A}B$$

$$Y = \overline{A} + \overline{B}$$

Exercise 33:

- i. Implement all the other gates using NOR gates
- ii. Implement all the other gates using NAND gates
- iii. Implement the following using NOR and NAND gates

- $F = AB + \overline{B}C + CD$
- $F = ABC + \overline{A}BC$

Solution 33:

Try those by yourself. We will revisit the process later.

4.3 Laws of Boolean Algebra

Laws of Boolean algebra can be put in the following categories

- i. OR laws
- ii. AND laws
- iii. Commutative laws

- iv. Associated laws
- v. Distributive laws
- vi. Absorptive laws

Let us look at the laws contained in each of the categories now.

4.3.1 OR laws

$$A + 0 = A$$

$$A + 1 = 1$$

$$A + A = A$$

$$A + \overline{A} = 1$$

4.3.2 AND laws

$$A.0 = 0$$

$$A.1 = A$$

$$A.A = A$$

$$A.\overline{A} = 0$$

4.3.3 Commutative laws

Laws that allow change of position of variables in OR and AND functions or expressions

$$A + B = B + A$$

$$A.B = B.A$$

4.3.4 Associative laws

Laws that allow removal of brackets from logic expressions and regrouping of variables

$$A + (B + C) = (A + B) + C$$

$$A.(B.C) = (A.B).C$$

4.3.5 Distributive laws

Laws that permit factoring or multiplying out of an expression

$$A(B + C) = AB + AC$$

$$A + BC = (A + B)(A + C)$$

$$A + \overline{A}B = A + B$$

4.3.6 Absorptive laws

$$A(A + B) = A$$

$$A + AB = A$$

$$A(\overline{A} + B) = AB$$

4.4 DeMorgan's theorems

DeMorgan's theorems relate the NAND and NOR logic. There are two theorems and they can be stated as follows.

1. The complement of ANDed variables is equal to the OR of the complements of the variables.
2. The complement of ORed variables is equal to the AND of the complements of the individual variables.

For two variables A and B , the laws are written mathematically as

1. $\overline{XY} = \overline{X} + \overline{Y}$
2. $\overline{(X + Y)} = \overline{X} \overline{Y}$

4.5 Proofing Boolean expressions

Boolean expressions may be proved by

1. truth table, or
2. algebraic means.

4.5.1 Proof by truth table

You can use a truth table to prove that the left hand side of a Boolean expression equals the right hand side. Let us illustrate this using an example.

Exercise 34:

Use a truth table to prove that $AB + \overline{A}C + BC = AB + \overline{A}C$

Solution 34:

A	B	C	AB	$\overline{A}B$	BC	$AB + \overline{A}B + BC$	$AB + \overline{A}C$
0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0
0	1	0	0	1	0	1	1
0	1	1	0	1	1	1	1
1	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0
1	1	0	1	0	0	1	1
1	1	1	1	0	1	1	1

The columns $AB + \overline{A}C + BC$ and $AB + \overline{A}C$ are identical so the two expressions are identical. Proof by truth table is known as proof by perfect induction

4.5.2 Proof by algebraic means

This requires a mastery of the laws of Boolean algebra. As with many exercises, this approach may seem challenging at first. However, the more exercises you do, the better you get at mastering the laws.

Again, let us illustrate by way of an example.

Exercise 35:

Use algebraic means to show that

$$(A + B)(A + \overline{B})(\overline{A} + C) = AC$$

Solution 35:

$$\begin{aligned}(A + B)(A + \overline{B})(\overline{A} + C) &= (AA + AB + B\overline{B} + A\overline{B})(\overline{A} + C) \\&= (A + AB + A\overline{B})(\overline{A} + C) \\&= (A + A)(\overline{A} + C) \\&= A(\overline{A} + C) \\&= AC\end{aligned}$$

Exercise 36:

Prove that

1. $AB + A\overline{B}C + AB\overline{C} = A(B + C)$
2. $\overline{\overline{AB} + \overline{A} + AB} = 0$
3. $AB + \overline{AC} + A\overline{B}C(AB + C) = 1$

Solution 36:

Try these by yourself.

Chapter 5

Minimization of Boolean expressions

5.1 Standard Forms of Boolean Expressions

There are two standard forms of Boolean expressions

1. Standard Sum of Products (SSOP)
2. Standard Product of Sums (SPOS)

5.1.1 Standard Sum of Products

Given the expression $F = AB + BC + ABC + AC$ The terms AB , BC , ABC and AC are products and are all combined with an OR operation. The expression is said to be in Sum of Products form.

Literals in every product appear in compliment or non compliment form. No single bar can cover more than one literal e.g \overline{ABC}

In the expression $F = AB + BC + ABC + AC$, not all the product terms contain all the literals. To express the expression in standard sum of products form, we must add the missing literals to all the product terms.

To do this we use the Boolean algebra law $(A + \bar{A}) = 1$ and $(A.1) = A$

$$\begin{aligned} F &= AB + BC + ABC + AC \\ &= AB(C + \bar{C}) + BC(A + \bar{A}) + ABC + AC(B + \bar{B}) \\ &= ABC + AB\bar{C} + \bar{A}BC + A\bar{B}C \end{aligned}$$

Each individual term in the standard sum of products expression is known as a **minterm**, and it is denoted by m_i where i is used to distinguish the minterms. Each minterm will have a logical value of 1 only when all the terms have a logical value of 1. An illustration is provided for 3 literals A , B , and C .

A	B	C	minterms	symbol
0	0	0	$\bar{A}\bar{B}\bar{C}$	m_0
0	0	1	$\bar{A}\bar{B}C$	m_1
0	1	0	$\bar{A}B\bar{C}$	m_2
0	1	1	$\bar{A}BC$	m_3
1	0	0	$A\bar{B}\bar{C}$	m_4
1	0	1	$A\bar{B}C$	m_5
1	1	0	$AB\bar{C}$	m_6
1	1	1	ABC	m_7

The expression can be written as

$$\begin{aligned}
 F &= m_7 + m_6 + m_3 + m_5 \\
 &= \sum_m(3, 5, 6, 7)
 \end{aligned}$$

5.1.2 Standard product of sums

Given the expression

$$F = (AB + C)(B + AC)$$

Using the distributive law

$$F = (A + B)(A + C)(B + C)$$

The expression is said to be in product of sums form. Each sum gives a 1 when any of the literals within it is a 1.

To express the expression in standard product of sums form, we must add the missing literals to all the sum terms. To do this we use the Boolean algebra law $(A.\bar{A}) = 1$ and $(A + 0) = 0$.

$$F = (A + B + C\bar{C})(A + B\bar{B} + C)(A\bar{A} + B + C)$$

Table 5.1: Maxterms for 3 variables.

A	B	C	maxterm	symbol
0	0	0	$A + B + C$	M_0
0	0	1	$A + B + \bar{C}$	M_1
0	1	0	$A + \bar{B} + C$	M_2
0	1	1	$A + \bar{B} + \bar{C}$	M_3
1	0	0	$\bar{A} + B + C$	M_4
1	0	1	$\bar{A} + B + \bar{C}$	M_5
1	1	0	$\bar{A} + \bar{B} + C$	M_6
1	1	1	$\bar{A} + \bar{B} + \bar{C}$	M_7

Using distributive law

$$\begin{aligned} F &= (A + B + C)(A + B + \bar{C})(A + B + C)(A + \bar{B} + C)(A + B + C)(\bar{A} + B + C) \\ &= (A + B + C)(A + B + \bar{C})(A + \bar{B} + C)(\bar{A} + B + C) \end{aligned}$$

Each term in a standard product of sums expression is called a **maxterm**, and is denoted by M_i , where i is used to distinguish between different combinations of literals. Each Max-term will have a logical value of 0 only when all the terms have a logical value of 0. Therefore, in the truth table, the literals are inverted. Example, for variable A , 0 represents literal A and 1 represents literal \bar{A} . This is the opposite of what happens in a SOP truth table. An example of a POS truth table is shown in Figure 5.1.

$$\begin{aligned} F &= M_0 \cdot M_1 \cdot M_2 \cdot M_4 \\ &= \prod_M (1, 2, 3, 4) \end{aligned}$$

5.2 Karnaugh maps (K-maps)

This is a graphical method used to simplify Boolean expressions. Each combination of inputs is represented by a square/cell in the map. The number of squares is equal to 2^n where n is the number of input variables.

The binary equivalent of the input variables is represented using Gray code format to get the adjacent squares.

Once a K-map has been filled with zeros and ones, the sum of product expression can be obtained by ORing together those cells that contain ones.

The product of sums expression can be obtained by ANDing together those cells that contain zeros and inverting the literals (i.e. A becomes \bar{A} and so forth).

As indicated before, the number of squares in a K-map depends on the number of variables in the Boolean expression. Here, we will illustrate the design and use of 2-, 3-, and 4-variable K-maps. As the number of variables grow, their construction and use for minimization become a little more tedious.

5.2.1 Constructing K-maps

Two Variables K-map

Consider the 2 variables truth table shown below

A	B	F
0	0	1
0	1	1
1	0	0
1	1	0

The truth table can be converted to a K-map with 4 cells as follows

The K-map can be drawn with the variable A on the vertical side and B on the horizontal side or vice versa.

		A				B	
B							
		0		1			
0		1	0	0		1	1
1		1	0	1		0	0

Fig. 5.1: 2-Variables K-map

Three Variables K-map

Consider the 3-input truth table below

A	B	C	D
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

This can be represented using K-map as shown below

		C	
		0	0
AB			
	00	1	1
	01	1	0
	11	1	0
	10	0	0

		AB			
C					
		00	01	11	10
0		1	1	1	0
1		1	0	0	0

Fig. 5.2: 3-Variables K-map

NB: The K-map cells are labelled in such a way that adjacent cells differ only in one variable

Four Variables K-map

Consider the four variables truth table below

A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	1

This may be represented using K-map as shown below

AB \ CD		00	01	11	10
00	0	0	0	0	0
01	1	1	1	0	0
11	0	0	1	0	0
10	0	0	0	0	0

CD \ AB		00	01	11	10
00	0	1	0	0	0
01	0	1	0	0	0
11	0	1	1	0	0
10	0	0	0	0	0

Fig. 5.3: 4-Variables K-map

5.2.2 Loopings in a K-map

Logic functions can be simplified by properly combining those squares that contain 1s (or 0s). This process is called looping. Variables that are the same for all the cells of the loop must appear in the final expression.

The number of 1s (or 0s) that can be looped together should be a integer power of 2. For instance, $2^0 = 1$, $2^1 = 2$, $2^2 = 4$, $2^3 = 8$, etc can be looped. The condition is that the looped items should mutually neighbour each other. Figure ?? uses a 4-variable K-map to show how various cells neighbor each other (using blue arrows).

We illustrate how groups of 2, 4, and 8 mutually neighboring 1s (or 0s) can be looped.





Fig. 5.4: How cells neighbor each other in a K-map. Blue arrows are used to show adjacent cells that neighbor each other.

Groups of 2 (pairs)

Two 1s (or 0s) can be looped together if they are horizontally or vertically adjacent. When two 1s (or 0s) are looped, $1 (= \log_2 2)$ variable is eliminated.

Two 1s next to each other diagonally are not adjacent.


See figure for illustration.



Groups of 4 (quads)


Four 1s (or 0s) can be looped together if they are horizontally or vertically adjacent (mutually) or form a square. A loop of four 1s (or 0s) eliminates 2 ($= \log_2 4$) variables.

See the figure for illustration.



Groups of 8 (octets)

Eight 1s (or 0s) may be looped together if they are adjacent. A loop of eight 1s (or zeros) eliminates 3 ($= \log_2 8$) variables. Figure illustrates.



5.2.3 Minimized expression

The minimized expression can be obtained in one of two ways:

1. an SOP format, or
2. a POS format.

The two formats can be obtained using the following methods.

1. For an SOP expression, an OR sum of all the product terms generated by each loop of 1s is used.
2. For a POS expression, a product of all the sum terms generated by each loop of 0s is used.

A further illustration of minimization using 1s is provided in the K-maps in the figure.

AB \ CD	00	01	11	10
00	0	0	0	1
01	0	1	1	0
11	0	1	1	0
10	0	0	1	0

$x = A\bar{B}\bar{C}\bar{D} + ABC + BD$

AB \ CD	00	01	11	10
00	0	1	0	0
01	0	1	1	1
11	1	1	1	0
10	0	0	1	0

$x = \bar{A}\bar{B}\bar{C} + A\bar{C}D + ABC + \bar{A}CD$

5.2.4 The simplification procedure

The procedure for simplification can be carried out using the following steps. The illustration is provided using 1s (for SOP) but a similar looping process applies for 0s (for POS).

1. Construct the K-map placing 1s and 0s in their appropriate cells.
2. Identify cells with isolated 1s and loop them.
3. Identify cells with 1s that neighbor only a single other 1 and loop them to form pairs.

4. Identify cells with 1s that can be combined with *three* other 1s in only 1 way and loop them to form quads. In so doing, do not completely consume loops that have already been created.
5. Repeat the process for groups of 8, 16, 32, and so on
6. Looking at the remaining unlooped 1s, use them to create the largest permitted groups (groups of 1, 2, 4, 8, 16, e.t.c) without completely consuming previously created loops. This step should create groups of 2 and larger, since isolated 1s were already exhausted in step 2.
7. Form the OR sum of all the product terms generated by each loop.

When looping 0s, step 7 changes to: *Form the product of all the sum terms generated by each loop.* Also remember to invert the literals when looping zeros, i.e. for a variable A , 1 represents literal \bar{A} and 0 represents literal A . The approach is similar to how the maxterms are formed. See the formation of maxterms in Table 5.1.

After going through the looping process and minimization, if the result you obtained can be minimized further, that indicates that your loops were not constructed appropriately. There are likely to be loops that are smaller than they should be. Examine your looping once more to optimize the looping.

5.2.5 Don't care conditions

In some design problems, some input combinations are not allowed. A code example is the BDC code, where the codes from 1010 to 1111 are not used to code decimal numbers. These combinations are called **don't care** because whether the outputs that result from them is a 1 or a 0 does not matter. In practice, you do not get a BCD code with combinations 1010, 1011, 1100, 1101, 1110, and 1111.

When designing using K-maps, the don't care terms can be used to make the loops for 1s (or 0s) larger, depending on the convenience. An example of a truth table with don't care conditions is given in Table 5.2. We will use the table to illustrate the use of don't care terms during minimization with K-maps.

Exercise 37:

Obtain a minimized SOP expression for Table using a K-map.

Solution 37:

Table 5.2: A truth table with don't care terms.

A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X

The terms are arranged in a K-map, and the don't care terms are used to reduce the expression from $Y = ABCD + A\bar{B}\bar{C}$ to $Y = A + BCD$. In illustration is given in Figure 5.5.




Fig. 5.5: Looping using don't care terms.

Exercise 38:

Draw logic circuits using AND-OR-NOT logic (using AND, OR, and NOT gates only) to implement the outcomes of minimization with and without don't care terms in the previous exercise.

Solution 38:

Try this by yourself.

5.2.6 Further examples of SOP and POS minimizations

Further examples of looping to obtain SOP are shown in Fig. 5.6.




Fig. 5.6: Examples of looping minterms

Some examples of looping to obtain POS are shown in Fig. 5.7.




Fig. 5.7: Looping maxterms

Exercise 39:

Obtain SOP and POS minimizations from the K-maps in Fig. 5.8. The empty cells are occupied by 0s.




Fig. 5.8: Figure for K-map minimization exercises.

Solution 39:

5.2.7 A note on minimization

It is possible to also construct K-maps for more than 4 variables. However, the maps can become tedious to work with. In such cases, other minimization algorithms such as the *Quine-McCluskey* method can be used. All in all, minimization by manual means is only convenient when the inputs are few. For a large number of inputs, computer-based logic synthesis tools are used for fast and efficient minimization. Nonetheless, it is important for an engineer to have the mathematical background required to perform minimizations. That is the reason why solving simple logic design problems using manual minimization methods is important.

Chapter 6

Combinational Logic Circuits

6.1 Introduction

A combination logic circuit is a circuit whose output depends only on the present inputs. It has no memory to store the status of the present output.

Combinational logic circuits are designed and implemented using logic gates. Some common combinational logic circuits include

1. adders,
2. subtractors,
3. comparators,
4. decoders,
5. encoders,
6. multiplexers, and
7. demultiplexers.

We will look at the designs for each of them in the sections that follow. The design process generally requires some or all of the following steps.

- Generating a truth table,
- minimizing the boolean expression, and
- implementing the minimized expression using available logic gates.

6.2 Common combinational logic circuits

6.2.1 Adders

Adders are circuits that carry out arithmetic addition of binary numbers. They are categorised into

- *half adder*, and
- *full adder*.

Let us look at the design for each of them.

Half Adder

The half adder is a combinational logic circuit that adds two bits. Given two bits A and B , the outputs are the sum S and carry C . Figure 6.1 shows the block diagram of a half adder




Fig. 6.1: Half Adder

Table 6.1 shows the arithmetic sum S and carry C resulting from the addition of the two bits

The expressions for the outputs are shown in Eq. 6.1.

$$\begin{aligned} S &= A\bar{B} + \bar{A}B \\ &= A \oplus B \\ C &= AB \end{aligned} \tag{6.1}$$

Table 6.1: Truth table for half adder

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

The circuit is implemented as shown in Figure 6.2




Fig. 6.2: Half Adder Circuit

Full Adders

A full adder circuit is a combinational circuit that produces the arithmetic addition of three input bits, where the first bit A represents the **augend**, the second bit B represents the **addend**, and the third bit C_{IN} represents the carry from the previous lower significant bit position. The two outputs are the **sum** S (sum) and **carry out** C_{OUT} .




Fig. 6.3: Full adder

The truth table and logic circuit of the full adder is shown in Table 6.2.


Table 6.2: Full adder truth table

A	B	C_{IN}	S	C_{OUT}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

The expressions for S and C_{OUT} can be obtained using K-maps (or other minimization techniques) as shown in Eq. 6.2.

$$\begin{aligned}
 S &= A \oplus B \oplus C \\
 C_{OUT} &= AB + AC_{IN} + BC_{IN}
 \end{aligned}
 \tag{6.2}$$

The circuit for a full adder is implemented as shown in Figure 6.4.

**Fig. 6.4:** Full Adder Circuit

6.2.2 Subtractors

Subtractors are circuits that carry out arithmetic subtraction of binary numbers. They are categorised into

Table 6.3: Half subtractor truth table.

X	Y	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

- *half subtractor*, and
- *full subtractor*.

We will look at the designs of each in the sections that follow.

Half Subtractor

A half subtractor performs arithmetic subtraction between two bits. Given the bits X and Y , the block diagram of a half subtractor is as shown in Figure 6.5


**Fig. 6.5:** Half Subtractor

Table 6.3 shows the arithmetic difference D and the borrow B resulting from the subtraction (by borrowing from the next significant bit position) of Y from X ($X - Y$). The resulting minimized Boolean expressions for D and B are shown in Eq. 6.3.

$$\begin{aligned} D &= X \oplus Y \\ B &= \bar{X}Y \end{aligned} \tag{6.3}$$

The circuit for a half subtractor is implemented as shown in Figure 6.6.




Fig. 6.6: Half Subtractor Circuit

Table 6.4: Full subtractor truth table

X	Y	B_{IN}	D	B_{OUT}
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Full Subtractor

The full subtractor carries out the arithmetic operation $(X - Y - B_{IN})$ where B_{IN} is a **borrow in** (that had occurred because of a subtraction in a lower significant position) and gives the difference D and **borrow out** B_{OUT} (borrowed from the next higher significant bit for the current subtraction). The block diagram of a full subtractor is as shown in Figure 6.7




Fig. 6.7: Full Subtractor

The truth table is shown in Table 6.4

The minimized Boolean expressions for the full subtractor are shown in Eq. 6.4.

$$\begin{aligned} D &= X \oplus Y \oplus B_{IN} \\ B_{OUT} &= \bar{X}Y + \bar{X}B_{IN} + YB_{IN} \end{aligned} \quad (6.4)$$

The circuit is as shown in Figure 6.8 below




Fig. 6.8: Full Subtractor Circuit

6.2.3 Magnitude Comparators

A comparator circuit can be used to compare the relative magnitude of two binary numbers. Again here, you can have

- *half comparator*, and
- *full comparator*,

when the comparison is done bit by bit. A half comparator compares least significant bit while a full comparator compares bits in positions more significant than the least significant bit position. Other comparator design approaches directly compares the numbers to be compared, and in such cases designs change with bit width. For example, if two numbers each of 8 bits are to be compared, a truth table with 16 inputs is required (8 bits for the first number and the other 8 bits for the second number). For each combination, the magnitude of the first number is compared to that of the second number to determine if the two numbers is equal, or whether the first is larger or small than the second.

Table 6.5: Truth table for a half comparator.


A_0	B_0	$OL_0(A_0 < B_0)$	$OE_0(A_0 = B_0)$	$OG_0(A_0 > B_0)$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

For this class, we will use the approach that compares bits at positions instead of using the whole numbers. Therefore, in the sections that follow, we will look at the design of a half comparator and a full comparator.

Half comparator

A Half comparator compares the two least significant bits of the binary numbers to be compared. It has two inputs and three outputs. The truth table is shown in Table 6.5. Minimized Boolean expressions are shown in Eq. 6.5 and the circuit is as shown in Figure 6.9.

$$\begin{aligned}
 OL_0 &= \bar{A}_0 B_0 \\
 OE_0 &= \bar{A}_0 \bar{B}_0 + A_0 B_0 \\
 OG_0 &= A_0 \bar{B}_0
 \end{aligned}
 \tag{6.5}$$

**Fig. 6.9:** Half Comparator Circuit

Full Comparator

A full comparator uses the output of the half comparator to compare the magnitude of the more significant bit positions of the binary numbers whose magnitudes are being compared. It has five inputs and three outputs. Of the five inputs, three are outputs from the comparison in the next lower significant bit position.

The truth table for a full comparator is shown in Figure 6.10. Unallowed combinations (where the results from the previous carry are also 0's or more than 1 results has 1's) give a don't care outputs (x).

IL_1 ($A_0 < B_0$)	IE_1 ($A_0 = B_0$)	IG_1 ($A_0 > B_0$)	A_1	B_1	OL_1 ($A_1 A_0 < B_1 B_0$)	OE_1 ($A_1 A_0 = B_1 B_0$)	OG_1 ($A_1 A_0 > B_1 B_0$)
0	0	0	0	0	x	x	x
0	0	0	0	1	x	x	x
0	0	0	1	0	x	x	x
0	0	0	1	1	x	x	x
0	0	1	0	0	0	0	1
0	0	1	0	1	1	0	0
0	0	1	1	0	0	0	1
0	0	1	1	1	0	0	1
0	1	0	0	0	0	1	0
0	1	0	0	1	1	0	0
0	1	0	1	0	0	0	1
0	1	0	1	1	0	1	0
0	1	1	0	0	x	x	x
0	1	1	0	1	x	x	x
0	1	1	1	0	x	x	x
0	1	1	1	1	x	x	x
1	0	0	0	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	0	0	0	1
1	0	0	1	1	1	0	0
1	0	1	0	0	x	x	x
1	0	1	0	1	x	x	x
1	0	1	1	0	x	x	x
1	0	1	1	1	x	x	x
1	1	0	0	0	x	x	x
1	1	0	0	1	x	x	x
1	1	0	1	0	x	x	x
1	1	0	1	1	x	x	x
1	1	1	0	0	x	x	x
1	1	1	0	1	x	x	x
1	1	1	1	0	x	x	x
1	1	1	1	1	x	x	x

Fig. 6.10: Full Comparator truth table

The minimized expressions for the outputs are shown in Eq. 6.6.

$$\begin{aligned}
 OL_1 &= \bar{A}_1 B_1 + IL_1 \bar{A}_1 + IL_1 B_1 \\
 OE_1 &= IE_1 \bar{A}_1 \bar{B}_1 + IE_1 A_1 B_1 \\
 OG_1 &= A_1 \bar{B}_1 + IG_1 \bar{B}_1 + IG_1 A_1
 \end{aligned}
 \tag{6.6}$$

The circuit implementation is as shown in Fig. 6.11




Fig. 6.11: Full Comparator Circuit

6.2.4 Decoders

In this context, a decoder converts a binary codeword back to the message represented by the codeword. For instance, ASCII codes are binary codes representing digits, letters, and various symbols. A circuit that converts ASCII codes back to the digits, letters, or symbols the codes represent is called a decoder. Another example is the Hamming decoder that you designed during your first assignment. A transmitted

codeword is decoded at the receiver to convert it to the message codeword that was transmitted in case the bit errors are less than or equal to 1.

More generally, a decoder is a logic circuit which converts an N bit binary input into a maximum of M output lines such that each output will be activated for only one of the possible combinations of inputs. Mathematically, for a decoder, $M \leq 2^N$.

For each combination of inputs, only one of the outputs lines will be activated. The activated output can be HIGH while the other outputs are LOW or vice versa (depending on the preferred implementation). If the activated output is HIGH while the other outputs are LOW, the decoder is said to have active HIGH outputs. If the activated output of the decoder is LOW while other outputs are HIGH, the decoder is said to have active LOW outputs.

Figure 6.12 shows the block diagrams of different decoders.




Fig. 6.12: Decoders

3-to-8 decoder

For illustration, we will look at a general implementation of a 3-to-8 decoder (that receives a 3-bit codeword output one of 8 different messages (O_0, \dots, O_7)). For instance, consider a room or 8 centrally controlled switches. A 3 bit codeword can be used to uniquely identify each switch for targeted ON and OFF switching.

The truth table for a 3-8 decoder is as shown in Fig. 6.13.

Since only one output is activated for each input combination, the expressions for the outputs can directly be read from the activating input combination.

The decoder can be implemented as shown in Fig. 6.14

<i>A</i>	<i>B</i>	<i>C</i>	<i>O</i> ₀	<i>O</i> ₁	<i>O</i> ₂	<i>O</i> ₃	<i>O</i> ₄	<i>O</i> ₅	<i>O</i> ₆	<i>O</i> ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Fig. 6.13: Truth table of 3-to-8 decoder.




Fig. 6.14: 3-to-8 decoder circuit

Applications

Some applications of decoders include

1. implementation of logic circuits, and
2. display data on decimal output.

There are many other applications of decoders, but in this case we will look at the listed two.

1. Implementation of logic circuits

Exercise 40:

Implement a full adder using a 3-to-8 line decoder.

Solution 40:

A decoder with an OR gate at the output can be used to implement the given Boolean function. The decoder should at least have as many input lines as the number of variables in the Boolean function to be implemented. The truth table of the full adder is given in Fig. 6.15

A	B	C _{IN}	S	C _{OUT}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\begin{aligned}
 S &= \bar{A}\bar{B}\bar{C}_{IN} + \bar{A}\bar{B}C_{IN} + \bar{A}B\bar{C}_{IN} + AB\bar{C}_{IN} \\
 &= \sum_m (1,2,4,7) \\
 C_{OUT} &= \bar{A}BC_{IN} + A\bar{B}C_{IN} + AB\bar{C}_{IN} + ABC_{IN} \\
 &= \sum_m (3,5,6,7)
 \end{aligned}$$

Fig. 6.15: Truth table and output

This can be implemented as shown in Fig. 6.16

2. Displaying of data on decimal readouts

Exercise 41:

BCD to seven segment decoder

A decoder is used to provide outputs to drive a display so that a binary number is displayed




Fig. 6.16: Circuit Implementation of 8-3 decoder

as a decimal digit. The seven segments are arranged as shown in Fig. 6.17. By lighting certain combinations of these seven segments (a through g), we can display any decimal character 0 through 9. For example, when segments a , b , and c are lit, the number 7 is displayed. Likewise, segments b and c will display the number 1.




Fig. 6.17: Seven Segment Display

The decoder can have active LOW (for Common Anode display) or active HIGH (for Common Cathode display) outputs, as shown in Fig. 6.18. For example, the 7447 BCD-to-7 segment decoder chip has active low outputs. Its truth table is shown in Fig. 6.19.

Requirement: use the 7447 chip to drive a 7 segment display.

Solution 41:




Fig. 6.18: Types of Seven Segment Display

INPUTS				OUTPUTS						
A	B	C	D	A	b	c	d	e	f	g
0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	1	0	0	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0
0	0	1	1	0	0	0	0	1	1	0
0	1	0	0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	0	1	0	0
0	1	1	0	1	1	0	0	0	0	0
0	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1	1	0	0
1	0	1	0	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1
1	1	0	0	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1

Fig. 6.19: 7447 truth table.

Using K-maps, the outputs are obtained as shown in Eq. 6.7.

$$\begin{aligned}
 a &= AB + AC + B\bar{D} + \bar{A}\bar{B}C\bar{D} \\
 b &= AB + AC + B\bar{C}D + BCD \\
 c &= AB + AC + \bar{B}CD \\
 d &= AB + B\bar{C}\bar{D} + BCD + \bar{A}\bar{B}C\bar{D} \\
 e &= B\bar{C} + \bar{A}D + AC \\
 f &= AB + \bar{B}C + CD + \bar{A}\bar{B}D \\
 g &= AB + AC + \bar{A}\bar{B}C + BCD
 \end{aligned} \tag{6.7}$$

Naturally, the 7447 decoder can only be used with a common cathode 7-segment display. The connection of the decoder to the display is as shown in Figure 6.20.




Fig. 6.20: Common Anode decoder connected to seven segment display

6.2.5 Encoders

Encoders do the opposite of what decoders do. For instance, if you want to represent the keys on a keypad using unique codes, you can count all the unique keys/key combinations in the keypad and then select the number of bits you require to encode each key/key combination input. If there are M unique keys and key combinations required for the application, at least $N = \lceil \log_2 M \rceil$. Another example is the Hamming decoder you designed for your assignment, which converted a 4-bit message into a 7-bit codeword for single error detection and correction.

A more general description of encoder has a number of input lines, only one of which is activated at a given time and produces an N -bit output code which depends on which input is activated. It has $M \leq 2^N$ input lines and N output lines. The number of input and output lines can be used to describe encoders, similar to the way some decoders were named in the previous section.

In this section, we will look at some examples of encoders.

Exercise 42:


Design an octal to binary encoder.

Solution 42:

Inputs								Outputs		
D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	A	B	C
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

Table 6.6: Octal to binary truth table.

The block diagram of the encoder is as shown in Fig. 6.21. It has 8 input lines (each representing a unique octal digit) and 3 output lines ($N = \lceil \log_2 8 \rceil = 3$).

**Fig. 6.21:** Octal to binary encoder

The truth table of the octal to binary encoder is shown in Table 6.6.

From the truth table, the outputs are obtained as shown in Eq. 6.8.

$$\begin{aligned}
 A &= D_4 + D_5 + D_6 + D_7 \\
 B &= D_2 + D_3 + D_6 + D_7 \\
 C &= D_1 + D_3 + D_5 + D_7
 \end{aligned}
 \tag{6.8}$$

The circuit is realized as shown in Figure 6.22.




Fig. 6.22: Octal to binary encoder Circuit

6.2.6 Multiplexers

A multiplexer is a circuit that is used to direct one out of the 2^N inputs to a single output. It is also known as a data selector since N input select lines are used to select one of the inputs and direct it to the output. A multiplexer can be used to convert parallel data to serial data. In communication systems, multiplexing is commonly used when multiple users are required to use a single communication channel.

A block diagram representation of the multiplexer is as shown in Figure 6.23.




Fig. 6.23: Multiplexer

The naming convention of multiplexers is 2^N -to-1.

Examples and applications of multiplexers follow.

2-to-1 Multiplexer

The block diagram and truth table of a 2-to-1 multiplexer is shown in Figure 6.24




Fig. 6.24: Block diagram and truth table of 2-to-1 MUX

The output Boolean expression is obtained as

$$z = I_1 S + I_0 \bar{S}$$

The circuit is implemented as shown in Figure 6.25




Fig. 6.25: 2-to-1 multiplexer circuit.

4-to-1 Multiplexer

The block diagram and truth table of a 4-to-1 multiplexer is shown in Figure 6.26.

The output expression is obtained as

$$z = I_0 \bar{S}_1 \bar{S}_0 + I_1 \bar{S}_1 S_0 + I_2 S_1 \bar{S}_0 + I_3 S_1 S_0$$

The circuit is implemented as shown in Figure 6.27.




Fig. 6.26: Block diagram and truth table of 4-to-1 MUX.




Fig. 6.27: 4-to-1 multiplexer circuit.

Applications of Multiplexers

Some applications of multiplexers include

- data routing, and
- implementation of logic functions.

Let us look at illustrations of the two applications.

Data Routing Multiplexers are used to route data from one of several sources to one destination. In the example shown in Figure 6.28, there are two BCD counters and one seven-segment display and the

74157 multiplexer is used to route the data from the counters to the display depending on the SELECT input.




Fig. 6.28: Data Routing using Multiplexer

This kind of data routing is commonly used in digital watches/clocks to display the status of different counters using a single display.

Implementation of logic Functions

Multiplexers can be used to implement logic functions directly from truth-tables. This method is used for large number of variables where we have MUX design using type $0, 1, \dots, n$ variables.

Exercise 43:

Given the function below implement it using a

1. 4-to-1 MUX, and
2. 2-to-1 MUX.

$$y = \sum_m (4, 5, 6, 7, 10, 14)$$

Solution 43:

First, obtain the expressions for the design using partitioning method as shown in Fig. 6.29. Partitioning eliminates some variables from the input side of the truth table by writing the outputs as functions of the eliminated variables.

A	B	C	D	F	F(D)	F(C,D)	F(B,C,D)
0	0	0	0	0	0	0	B
0	0	0	1	0			
0	0	1	0	0	0		
0	0	1	1	0			
0	1	0	0	1	1	1	
0	1	0	1	1			
0	1	1	0	1	1		
0	1	1	1	1	1		
1	0	0	0	0	0	cD̄	cD̄
1	0	0	1	0			
1	0	1	0	1	D̄		
1	0	1	1	0			
1	1	0	0	0	0	cD̄	
1	1	0	1	0			
1	1	1	0	1	D̄		
1	1	1	1	0			

Fig. 6.29: Partitioning using a truth table.

Using a 4-to-1 multiplexer, the design shown in Fig. 6.30 is obtained. To have four inputs, two select lines (A, B) are retained and the output $F(C, D)$ is used to implement the inputs to the $i = 4$ input lines. This implementation is also called a **Type 2** implementation since a 4 variable function ($F(A, B, C, D)$) is implemented using a MUX with $N = 2$ select lines (Type number = $i - N = 4 - 2 = 2$).




Fig. 6.30: 4-to-1 multiplexer design implementation.

Using a 2-to-1 multiplexer design, the design shown in Fig. 6.31 is obtained. In this case, since a multiplexer with two inputs is used, $N = 1$ and therefore the this becomes a Type 3 implementation

(Type number = $i - N = 4 - 1 = 3$).




Fig. 6.31: 2-to-1 multiplexer design implementation.

Exercise 44:

Design a full subtractor using multiplexer design of Type 2 and partitioning method.

Solution 44:

Using the partitioning method, the expressions for the Difference (D) and Borrow out (B_{out}) are obtained as shown in Fig. 6.32 and Fig. 6.33, respectively. There are $i = 3$ input variables, therefore Type 2 implementation requires $N = 3 - 2 = 1$ select variables. Therefore, a 2-to-1 multiplexer is required in both cases. Therefore partitioning is done until only one variable remains to be used for selection.

X	Y	B _{in}	D	D(B _{in})	D(Y, B _{in})
0	0	0	0	B _{in}	Y⊕B _{in}
0	0	1	1		
0	1	0	1	$\overline{B_{in}}$	
0	1	1	0		
1	0	0	1	$\overline{B_{in}}$	$\overline{Y\oplus B_{in}}$
1	0	1	0		
1	1	0	0	B _{in}	
1	1	1	1		

Fig. 6.32: Partitioning D truth table.

The circuit implementations for the D and B_{out} are shown in Figure 6.34.

X	Y	B _{in}	D	B _{out} (B _{in})	B _{out} (Y, B _{in})
0	0	0	0	B _{in}	Y + B _{in}
0	0	1	1		
0	1	0	1	1	
0	1	1	1		
1	0	0	0	0	YB _{in}
1	0	1	0		
1	1	0	0	B _{in}	
1	1	1	1		

Fig. 6.33: Partitioning B_{out} truth table.




Fig. 6.34: Full Subtractor using Multiplexer

6.2.7 Demultiplexers

A demultiplexer takes one input data source and selectively distributes it to 1 of M output channels. For that reason, demultiplexers are sometimes referred to as data distributors. An example of an application for a demultiplexer is serial to parallel data conversion. A demultiplexer is functionally the opposite of a multiplexer. $N = \lceil \log_2 M \rceil$ select lines are required to route the input to one of M output lines.

The circuit in Fig. 6.35 is an example of a 1-of-8 demultiplexer.

The truth table for the demultiplexer is shown in Fig. 6.36. The combination of $S_2S_1S_0$ selects an output line at a time, depending on the digital values in lines S_2 , S_1 , and S_0 .




Fig. 6.35: Example of a demultiplexer circuit.

S_2	S_1	S_0	O_0	O_1	O_2	O_3	O_4	O_5	O_6	O_7
0	0	0	D	0	0	0	0	0	0	0
0	0	1	0	D	0	0	0	0	0	0
0	1	0	0	0	D	0	0	0	0	0
0	1	1	0	0	0	D	0	0	0	0
1	0	0	0	0	0	0	D	0	0	0
1	0	1	0	0	0	0	0	D	0	0
1	1	0	0	0	0	0	0	0	D	0
1	1	1	0	0	0	0	0	0	0	D

Fig. 6.36: Example of a demultiplexer circuit.

The truth-table above is similar to that of a 3-line-to-8-line decoder. As such, it is possible to use a decoder as a demultiplexer.

6.3 NAND/NOR gate circuit implementation

NAND gates and NOR gates are universal gates. Therefore, if one only has NAND gates or NOR gates available for an implementation, they can be able to realize any Boolean function. We will look at NAND gates only implementation and NOR gates only implementation of Boolean function.

6.3.1 NAND gates only implementation of Boolean functions

To implement a Boolean expression using NAND gates only:

1. get the simplified expression in SOP form, and
2. apply double negation and De Morgans's theorem to convert the expression into a form suitable for NAND gates implementation. Only the first negation is spread between the product terms to negate them and change the ORing operation to ANDing.

Exercise 45:

Implement the Boolean expression $x = AB + BC + AC$ using NAND gates only.

Solution 45:

The expression is already in minimized SOP form. Using double negation,

$$\begin{aligned}x &= \overline{\overline{AB + BC + AC}} \\ &= \overline{(\overline{AB})(\overline{BC})(\overline{AC})}\end{aligned}$$

we get an expression that can be implemented by NAND gates only in two levels. The first level implements the terms \overline{AB} , \overline{BC} and \overline{AC} , and the second level implements $\overline{(\overline{AB})(\overline{BC})(\overline{AC})}$. The circuit is shown in Fig. 6.37.




Fig. 6.37: NAND gates only implementation of $x = AB + BC + AC$.

6.3.2 NOR gates only implementation of Boolean functions

For NOR gates only implementation

1. get the simplified expression in POS form, and
2. apply double negation and De Morgan's theorem to convert the expression to a suitable NOR gates implementation. Only the first negation is spread between the sum terms to negate them and change the ANDing operation to ORing.

Exercise 46:

Implement the Boolean expression $x = (A + B)(B + C)(A + C)$ using NAND gates only.

Solution 46:

The expression is already in minimized POS form. Using double negation,

$$\begin{aligned} x &= \overline{\overline{(A + B)(B + C)(A + C)}} \\ &= \overline{\overline{(A + B)} + \overline{\overline{(B + C)}} + \overline{\overline{(A + C)}}} \end{aligned}$$

we get an expression that can be implemented by NOR gates only in two levels. The first level implements the terms $\overline{(A + B)}$, $\overline{(B + C)}$ and $\overline{(A + C)}$, and the second level implements the entire function. The circuit is shown in Fig. 6.38. If the expression was not in product of sums format, write it in that form first for convenience.




Fig. 6.38: NOR gates only implementation of $x = (A + B)(B + C)(A + C)$.

Chapter 7

Sequential Logic Circuits

7.1 Introduction

A sequential logic circuit is a circuit whose present outputs are functions of the present inputs, as well as previous inputs. It has in it a unit called the memory which stores the effect of the previous sequence of inputs. The stored effects of the previous inputs are called the **STATE** of the circuit.

A *clocked* sequential circuit can be represented by the block diagram of Figure 7.1. As can be seen from Figure 7.1, the behaviour of the circuit is determined from the inputs, the outputs and the state of the flip-flops. There can also be unclocked sequential circuits, a block diagram of which is shown in Fig. 7.2.




Fig. 7.1: Sequential logic circuit with synchronizing clock input.




Fig. 7.2: A sequential circuit without a clock signal.

In the following subsections, some definitions of terms commonly encountered in sequential logic circuit analysis and design are provided.

7.1.1 Synchronous and asynchronous sequential circuits

There are two main types of sequential circuits;

1. *synchronous*, and
2. *asynchronous*.

A *synchronous* sequential circuit's behavior can be defined from the knowledge of its signal at discrete instants of time. Synchronization is achieved using clock pulses. The clock pulses are distributed throughout the system. An asynchronous sequential circuit's behavior depends upon the input signals at any instant of time and the order in which the inputs change.

7.1.2 Latches and flip-flops

Storage elements in sequential circuits are latches and flip-flops. They can hold one of two states (*SET* or *RESET*) indefinitely, making them useful as memory devices. The main difference between latches and flip-flops is that latches are level triggered (therefore requiring no clock pulses) while flip-flops are edge triggered (an they require clocking). Latches are used to make flip-flops. Designing digital circuits using latches alone is more complicated than using flip-flops.

7.1.3 Monostable, bistable, and astable multivibrators

In digital electronics, multivibrators are switching circuits that can be used to produce *HIGH* and *LOW* outputs. *Monostable* multivibrators have only on stable state, a *HIGH* or a *LOW*. If they are turned to the unstable stage they quickly settle back to their stable state. A *bistable* multivibrator has two stable states, both *HIGH* and *LOW*. Latches and flip-flops are bistable devices because they can store either state. Astable multivibrator are unstable in either state, and switch between the two states continuously. Astable multivibrators can be used as frequency generators.

7.1.4 Asynchronous *Preset* and *Clear* inputs

Asynchronous inputs affect the state of a flip-flop *independent of the clock*. The asynchronous inputs are normally labelled *preset* (*PRE* or *PS*) and *clear* (*CLR*) inputs. An active level on the *PRE* terminal will set a flip-flop while an active level on the *CLR* terminal resets the flip-flop. We will see their application later in this chapter.

7.2 Flip-flops

A flip-flop is a logic circuit that is capable of storing one bit of information (0 or 1). It stores the one bit of information as long as power is supplied to the circuit. It is the simplest memory element. It is also referred to as a bistable multi-vibrator.

Flip-flops are the basic building blocks for sequential logic circuits. The block diagram of a flip-flop is as shown in Fig. 7.3.




Fig. 7.3: A block diagram of a flip-flop.

A flip-flop can have one or more inputs, but it has only two outputs, the normal output Q and the inverted (or complemented) output \bar{Q} or Q' . Under normal operating conditions Q and \bar{Q} are always complements of each other, i.e. either $Q = 0$ and $\bar{Q} = 1$.

Since latches are the building blocks of flip-flops, we will look at an implementation of a latch and how it is used to make various flip-flops.

7.2.1 NAND Gate Latch

The NAND gate latch is the one of the simplest latches. It is also referred to as a bistable latch. The circuit diagram is shown in Fig. 7.4. The present state is denoted with Q_t , Q_n , or even Q . The next state is denoted with Q_{t+1} , Q_{n+1} , or even Q^+ .




Fig. 7.4: NAND gate latch

Its truth table is shown in Fig. 7.5.

A	B	Q_n	Q_{n+1}	\bar{Q}_{n+1}
0	0	0	1	1
0	0	1	1	1
0	1	0	1	0
0	1	1	1	0
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	0

Fig. 7.5: NAND gate latch truth table.

The truth table can be summarized as shown in Fig. 7.6.

A	B	Q_{n+1}
0	0	Disallowed as it causes $Q = \bar{Q} = 1$
0	1	1
1	0	0
1	1	Q_n - 'remembers' previous state (Memory State)

Fig. 7.6: Summarized NAND gate latch truth table.

In the following sections, we show how the NAND gate latch can be used to create

1. SR,
2. D,
3. JK, and
4. T flip-flops.

7.2.2 SR flip-flop

The SR flip-flop is the set-reset flip-flop. It has two inputs; S and R. The SR latch implementation using the NAND gate latch is shown in Fig. 7.7. The SR flip-flop includes a clock input as shown in Fig. 7.8.




Fig. 7.7: SR latch




Fig. 7.8: SR flip-flop

The truth table of an SR flip-flop is shown in Table 7.1

Table 7.1: Truth table for SR flip-flop.

S	R	Q_{t+1}
0	0	Q_t
0	1	0
1	0	1
1	1	Disallowed

Table 7.2: Excitation table for SR flip-flop.

Q_t	Q_{t+1}	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

The SR flip-flop's excitation table is derived from the truth table and it is shown in Table 7.2. The excitation table gives the states as functions of the inputs. Present and next states become the inputs in a truth table and the flip-flop inputs required to enable the transition from the current to the next state become the outputs of the truth table. Excitation tables are widely used in the design of sequential circuits where the inputs are to be designed to enable transition between known states.

The flip-flop state diagram is as shown in Figure 7.9. A state diagram gives a pictorial view of the state transitions. State diagrams are usually more suitable for human interpretation. Different possible states of the circuit are circled (in this case, all allowable $Q\bar{Q}$ combinations). The lines with arrows showing transitions from one state to another are have the inputs (in this case SR) that lead to transitions from one state to another. In other representations, if there are more than 1 input, the inputs are separated using '/'. We will see examples of such in other state diagrams later.




Fig. 7.9: SR flip-flop state diagram with 1 – 1 state disallowed. You can find the state diagram and more information in this link.

7.2.3 D flip-flop

This is also called the *transparent* flip-flop because what is in the input (D) gets reflected in the output during the next clock pulse. The D latch is implemented using the NAND latch as shown in Fig. 7.10. It is a modified SR latch, with single input (in complemented and uncomplemented forms). This ensures that the Q and \bar{Q} are never the same logic level, since the input $1 - 1$ does not arise.




Fig. 7.10: D latch

The D flip-flop can be represented as shown in Fig. 7.11. The SR flip-flop shown in 7.8 is represented using a block. A more complete diagram of a flip-flop includes terminals for the asynchronous inputs (set and reset). Figure ?? shows a diagram of a D flip-flop with the PS and CLR inputs in (a) and a truth table (b). PS and CLR are active LOW so the two terminals are not allowed to be LOW at the same time.





Fig. 7.11: D flip-flop

The truth table of the D flip-flop is as shown in Table 7.3

The D flip-flop excitation table for the D flip-flop is shown in Table 7.4.

The D flip-flop's state diagram is as shown in Fig. 7.13.



Mode of operation	INPUTS				OUTPUTS	
	Asynchronous		Synchronous			
	PS	CLR	CLK	D	Q	\bar{Q}
Asynchronous set	0	1	X	X	1	0
Asynchronous reset	1	0	X	X	0	1
Prohibited	0	0	X	X	1	1
Set	1	1	\uparrow	1	1	0
Reset	1	1	\uparrow	0	0	1

0 = LOW
 1 = HIGH
 X = Irrelevant
 \uparrow = LOW-to-HIGH transition of clock pulse

(b)

Fig. 7.12: D flip-flop with asynchronous inputs (a) and the flip-flop's truth table (b). Since *PS* and *CLR* are active LOW, they should both not be LOW at the same time, since you do not want to set and reset a flip-flop at one go.




Fig. 7.13: D flip-flop state diagram

Table 7.3: D flip-flop truth table.

D	Q_{t+1}
0	0
1	1


Table 7.4: D flip-flop excitation table.

Q_t	Q_{t+1}	D
0	0	0
0	1	1
1	0	0
1	1	1


7.2.4 JK flip-flop





The JK flip-flop has two inputs J and K. The operation of the JK flip-flop is similar to that of the SR-flip flop (providing *set*, *reset*, and *no change* conditions of synchronous operation). However, the JK flip-flop has no invalid state. Instead, when J=K=1, the flip-flop provides a *toggle* condition of operation (the current state is toggled/complemented during the next clock trigger). J is the similar to the set (S) terminal in the SR flip-flop whereas K is similar to the reset (R) terminal in the SR flip-flop.


An implementation of the JK latch using the NAND gate latch is shown in Fig. 7.14.

**Fig. 7.14:** JK latch.

The logic symbol for a JK flip-flop alongside its truth table when the asynchronous inputs are included shown in Fig. 7.15. The flip-flop is negative edge triggered and the asynchronous inputs (*PS* and *CLR*) are active LOW.



Mode of operation	INPUTS					OUTPUTS	
	Asynchronous		Synchronous				
	PS	CLR	CLK	J	K	Q	\bar{Q}
Asynchronous set	0	1	X	X	X	1	0
Asynchronous reset	1	0	X	X	X	0	1
Prohibited	0	0	X	X	X	1	1
Hold	1	1		0	0	No change	
Reset	1	1		0	1	0	1
Set	1	1		1	0	1	0
Toggle	1	1		1	1	Opposite state	

0 = LOW
1 = HIGH
X = Irrelevant
 = Positive clock pulse

(b)

Fig. 7.15: JK flip-flop symbol (a) and its truth table (b). You can look at the datasheet of a commercial JK flip-flops chip [here](#).

The truth table of the JK flip-flop (without asynchronous inputs) is as shown in Table 7.5.

The JK flip-flop excitation table is derived from its truth table to obtain Table ??.

From the excitation table, the flip-flop's state diagram is shown in Fig. 7.16.




Fig. 7.16: JK flip-flop state diagram.

Table 7.5: JK flip-flop truth table.

J	K	Q_{t+1}
0	0	Q_t
0	1	0
1	0	1
1	1	Q_t

Table 7.6: JK flip-flop excitation table.

Q_t	Q_{t+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

7.2.5 T flip-flop

The T flip-flop is the toggle flip flop. It is similar to the JK flip-flop, except for the tied J and K inputs. There, it achieves similar operation to a JK flip-flop with inputs of 11 and 00. It can either retain a state when the next clock trigger pulse occurs (when $T=0$ - similar to $JK=00$), or toggle a state when the next clock trigger pulse occurs (when $T=1$ - similar to $JK=11$).

The T latch is implemented from the NAND gate latch as shown in Fig. 7.17. The implementation of the T flip-flop includes a clock input.




Fig. 7.17: T latch

The truth table for the T flip-flop (without asynchronous inputs) is shown in Table 7.7.

Table 7.7: T flip-flop truth table.

T	Q_{t+1}
0	Q_t
1	\bar{Q}_t

Table 7.8: Excitation table of a T flip-flop.

Q_t	Q_{t+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

The T flip-flop excitation table is derived from the truth table as shown in Table 7.8.

The T flip-flop state diagram is as shown in Fig. 7.18.




Fig. 7.18: T flip-flop state diagram.

7.2.6 Master-slave flip-flop

Designs with level triggering are challenging to come up with. This is why flip-flops are mostly edge triggered, unlike latches. It is however possible to create flip-flop designs with level triggering using a master-slave configuration. The configuration has two flip-flops:

1. a master - triggered by one state (or transition) of a clock, and
2. a slave - triggered by the opposite state (or transition) of a clock.

A block diagram of a master-slave flip-flop is shown in Fig. 7.19. An implementation of the same for a JK flip-flop using NAND gate latches leads to the diagram in Fig. 7.20.




Fig. 7.19: A master slave flip-flop.




Fig. 7.20: A JK master slave flip-flop implemented using NAND gate latches.

Since the problem that a master-slave flip-flop solves is that of level triggering, let us look at how the master slave flip-flop operates using Fig. 7.19. Here are the two cases:

- CLK = HIGH, the inputs of the MASTER FF are enabled to determine its next state. SLAVE FF is disabled because its clock input is LOW, therefore the state of the SLAVE FF is not affected by this clock state.
- CLK = LOW, the inputs of the MASTER FF are disabled from determining its next state. SLAVE FF has its inputs enabled to determine its next states. The SLAVE FF inputs are the outputs of the MASTER FF.

The symbol for a JK master-slave flip-flop is shown in Fig. 7.21

Exercise 47:




Fig. 7.21: A JK master slave flip-flop symbol.

Generate the truth table for the JK master-slave flip-flop shown in Fig. 7.20.

Solution 47:

Try this exercise by yourself.

Exercise 48:

Draw the circuit diagram of the SR master-slave flip-flop along with its state diagram.

Solution 48:

Try this exercise by yourself.

7.3 Deriving one flip-flop function from another

One flip-flop can be converted to another using additional combinational logic gates and/or some extra connection. Conversion of flip-flops from one type to another may be necessitated by the demands of an application and the available flip-flops. For instance, an application that requires toggling is better off using JK or T flip-flops. If the only available flip-flops are D or SR flip-flops then these can be converted into JK or T flip-flops for the application.

The steps involved in the conversion process are enumerated below.

1. Construct the state transition table (truth table) for the required flip-flop.

2. Determine the combination of inputs of the flip-flop being used that gives the same transition (this is done with the help of the flip-flop excitation table or the state flow diagram).
3. Determine the relationship between the required inputs and the available flip-flop inputs.
4. Construct the circuit.

We will look at examples of such conversions in this section.

Exercise 49:

Design a JK flip-flop using an SR flip-flop.

Solution 49:

JK flip-flop using SR flip-flop

First, we construct the truth table as shown in Fig. 7.22.

REQUIRED FUNCTION				FLIP-FLOP BEING USED	
J	K	Q_n	Q_{n+1}	S	R
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	X	0
1	1	0	1	1	0
1	1	1	0	0	1

Fig. 7.22: SR to JK truth table.

Using K-maps, the functions for the S and R inputs are obtained as

$$S = J\bar{Q}$$

$$R = KQ$$

The circuit implementation is as shown in Figure 7.23




Fig. 7.23: JK flip-flop using SR flip-flop

Exercise 50:

Implement a JK flip-flop using a D flip-flop.

Solution 50:

JK flip-flop using the D flip-flop

The truth table for this implementation is shown in Fig. 7.24.

REQUIRED FUNCTION				FLIP-FLOP BEING USED
J	K	Q_n	Q_{n+1}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0

Fig. 7.24: Truth table for D to JK conversion

Using K-map, the D function is obtained as

$$D = J\bar{Q} + \bar{K}Q$$

The circuit implementation is as shown in Figure 7.25.




Fig. 7.25: JK flip-flop using D flip-flop

7.4 Counters

A counter is a circuit made up of a series of flip-flops connected in a suitable manner to record sequences of pulses presented to it in digital form. The maximum number that a counter can sequence through is called the modulus (MOD) of the counter, e.g. if the counter goes through the sequence 000, 001, 010, 011, 100, it goes through five states hence the modulus of the counter is five.

Counters can be classified as

1. Asynchronous counters, and
2. Synchronous counters.

7.4.1 Asynchronous Counters

An asynchronous counter comprises a chain of flip-flops in which one flip-flop is under the triggered by an external clock input. The other flip-flops in the chain are indirectly controlled by the external clock. The flip-flops are connected such that each flip-flop generates the clock input to the next flip-flop in

the chain. An asynchronous counter is also referred to as a ripple counter. This is because the effect of the external clock ripples through the chain of flop-flops.

Now let us look at some examples.

Exercise 51:

Design a JK flip-flop based asynchronous counter that counts from 0 to 7 repetitively.

Solution 51:

This is a MOD 8 counter. The minimum number of bits required to create 8 unique combinations is $\lceil \log_2 8 \rceil = 3$. Therefore, 3 flip-flops are required to make this counter since each flip-flop can only carry a single state (by storing a single bit).

Ripple counters are easier to design using flip-flops with toggle function, such as JK and T flip-flops. In this case, the design is to use a JK flip-flop.

The flip-flop responsible for the LSB is triggered using an external clock, with JK inputs both connected to 1 (toggle mode). The clock toggles with each trigger. The flip-flop output is 0 one clock cycle, and 1 then next. The cycle produced at the output is two times longer than the input cycle. If the JK inputs to subsequent flipflops are 1s, then the Q outputs from each preceding flip-flop to divide the pulse frequency by 2 progressively at each stage.

The resulting circuit diagram is shown in Fig. 7.26.




Fig. 7.26: Asynchronous counter

Exercise 52:

Design a JK flip-flop based asynchronous MOD 10 counter.

Solution 52:

The state diagram for the counter is shown in Fig. 7.27.




Fig. 7.27: State diagram for MOD 10 counter.

The minimum number of bits required to create 8 unique combinations is $\lceil \log_2 10 \rceil = 4$.

The JK flip-flops is set up in their toggle mode, therefore their inputs are all JK=11.

The ripple counter should count from 0 to 9 then go back to 0 when it detects 10. Therefore, the state 1010 is only present for a short time before the count is reset. To achieve this, we need a circuit that detects the state after 1001 and resets the count to 0000. This can be detected by ANDing the MSB (X_3) and X_1 to generate a CLR/RESET signal.

An implementation of the counter using JK flip-flops is shown in Fig. 7.28. For this particular implementation, the flip-flops are positive edge triggered, therefore, instead of clocking subsequent flip-flops using Q , \overline{Q} is used. The reason is that you need your trigger to happen when the previous flip-flop state is changing from 1 to 0. Therefore, you can use negative edge triggered flip-flops or use positive edge triggered flip-flops but invert the clocking signals.

Another implementation of the counter is shown in Fig. 7.29. Can you analyze its operation?

Exercise 53:

Design a BCD ripple down-counter using T flip-flops.

Solution 53:




Fig. 7.28: MOD10 asynchronous up-counter.




Fig. 7.29: Another implementation of MOD10 asynchronous counter

Try this by yourself.

Exercise 54:

Ripple counters can also be used to divide frequencies. Show how you can use ripples to get 10 MHz pulses from a clock source of 160 MHz.

Solution 54:

Try this by yourself.

Exercise 55:

Can you use counters to for timing? Explain how.

Solution 55:

Try this by yourself.

7.4.2 Synchronous Counters

These are counters in which all the flip-flops are clocked simultaneously, and as a result, all flip-flop output changes occur simultaneously (the outputs are synchronized by the clock). Propagation delays do not add together hence synchronous counters can work at much higher frequencies than ripple counters.

The design steps for synchronous counters are enumerated as follows.

1. Write the state-transition-table for the count.
2. Derive a minimal logic expression for each flip-flop input.
3. Implement the logic circuit using flip-flops and a suitable set of logic gates.

Some examples will clarify the process.

Exercise 56:

Design a JK flip-flop based synchronous counter that counts from 0 to 7 repetitively.

Solution 56:

Using the JK flip-flop excitation table, we construct the table shown in Fig. ??.

Using K-maps, the flip-flop inputs are obtained as shown in Fig. 7.31, through minimization.

The resulting Boolean expressions are

$$J_A = K_A = Q_B Q_C \quad J_B = K_B = Q_C \quad J_C = K_C = 1$$

PRESENT STATE			NEXT STATE			FLIP-FLOP INPUTS					
Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}	J_A	K_A	J_B	K_B	J_C	K_C
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	0	0	0	X	1	X	1	X	1

Fig. 7.30: 0 to 7 synchronous counter truth table.

$Q_A Q_B \rightarrow$		Q_C			
		00	01	11	10
Q_C	0	0	0	X	X
	1	0	1	X	X
		J_A			
$Q_A Q_B \rightarrow$		Q_C			
		00	01	11	10
Q_C	0	X	X	0	0
	1	X	X	1	0
		K_A			
$Q_A Q_B \rightarrow$		Q_C			
		00	01	11	10
Q_C	0	0	X	X	0
	1	1	X	X	1
		J_B			
$Q_A Q_B \rightarrow$		Q_C			
		00	01	11	10
Q_C	0	X	0	0	X
	1	X	1	1	X
		K_B			
$Q_A Q_B \rightarrow$		Q_C			
		00	01	11	10
Q_C	0	1	1	1	1
	1	X	X	X	X
		J_C			
$Q_A Q_B \rightarrow$		Q_C			
		00	01	11	10
Q_C	0	X	X	X	X
	1	1	1	1	1
		K_C			

Fig. 7.31: Minimization to find boolean expressions for input functions.

The synchronous counter is implemented as shown in Fig. 7.32

Exercise 57:

Design a D flip-flop based synchronous counter that counts from 0 to 9 repetitively.




Fig. 7.32: Synchronous counter counting from 0 to 7

Solution 57:

Try this by yourself.

Exercise 58:

Design a D flip-flop based synchronous counter that counts odd numbers between 0 and 7 repetitively.

Solution 58:

Try this by yourself.

Exercise 59:

Design a 4 bit Johnson counter using flip-flops of your choice.

Solution 59:

Design a 3-bit ring counter using SR flip-flops.

Table 7.9: Right-shift register table using JK flip-flops. For each combination, the data in the present state are shifted right. The flip-flops are FF A, FF B, and FF C. External input to FF A has the data line connected to J and the negated data line connected to K (similar to FF A and FF C). These connections convert the JK flip-flops into a D flip-flops.

Present State			Next State			FF A		FF B		FF C	
Q_{A_n}	Q_{B_n}	Q_{C_n}	$Q_{A_{n+1}}$	$Q_{B_{n+1}}$	$Q_{C_{n+1}}$	J_A	K_A	J_B	K_B	J_C	K_C
0	0	0		0	0			0	x	0	x
0	0	1		0	0			0	x	x	1
0	1	0		0	1			x	1	1	x
0	1	1		0	1			x	1	x	0
1	0	0		1	0			1	x	0	x
1	0	1		1	0			1	x	x	1
1	1	0		1	1			x	0	1	x
1	1	1		1	1			x	0	x	0

7.5 Shift Registers

7.5.1 Shift Right Register

It shifts binary numbers to the right, one bit at a time i.e. with each clock pulse.

Exercise 60:

Design a 3-bit shift right register using the JK flip-flop.

Solution 60:

The truth table for the 3-bit shift right register is as shown in Table 7.9. The J and K inputs shift the data at the input of the flip-flop right. J_B and K_B inputs should shift Q_A to Q_B during the next clock trigger. Therefore, the outputs of flip-flop B during the next clock trigger are in column Q_A while the current state is in column Q_B . Similar process can be applied to flip-flop C. The result would be similar for flip-flop A if it had another flip-flop before it.

Using K-maps

$$J_C = Q_B$$

$$K_C = \overline{Q}_B$$

$$J_B = Q_A$$

$$K_B = \overline{Q}_A$$

The implementation is shown in Fig. 7.33.




Fig. 7.33: 3-bit Shift Right Register

7.5.2 Shift Left Registers

It shifts binary numbers to the left, one bit at a time i.e. with each clock pulse.

Exercise 61:

Design a 3-bit shift left register using D flip-flops.

Solution 61:

The truth table for the 3-bit shift left register using D flip-flops is as shown in Table 7.10. The excitation D_A is what is required in to move Q_B to Q_A during the next clock trigger. Using K-maps


$$D_A = Q_B$$

$$D_B = Q_A$$

This is implemented as shown in Fig. 7.34

Table 7.10: Shift left truth table using D flip-flops. Note how the bits in the current state are shifted leftwards.

Present State			Next State			Flip-flop inputs		
Q_{A_n}	Q_{B_n}	Q_{C_n}	$Q_{A_{n+1}}$	$Q_{B_{n+1}}$	$Q_{C_{n+1}}$	D_A	D_B	D_C
0	0	0	0	0		0	0	
0	0	1	0	1		0	1	
0	1	0	1	0		1	0	
0	1	1	1	1		1	1	
1	0	0	0	0		0	0	
1	0	1	0	1		0	1	
1	1	0	1	0		1	0	
1	1	1	1	1		1	1	

**Fig. 7.34:** 3-bit shift left register. The leftmost flip-flop receives external input. The flip-flops can be flipped to make the circuit more presentable.**Exercise 62:**

Show how you can use shift registers for

- serial-to-parallel data conversion.
- time delay ($8\ \mu\text{s}$ from 1 MHz clock).

Solution 62:

Try this exercise by yourself.