


# Question 1.

a) Gates that can be used to implement any logic function by themselves ✓ (1)

b).  $X = (A+B)(C+D)$


i) NAND gates only.

$$X = \overline{\overline{(A+B)(C+D)}} = \overline{\overline{A+B} + \overline{C+D}} = \overline{\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}} \quad \checkmark (1)$$



ii) NOR Gates only.

$$X = \overline{\overline{(A+B)(C+D)}} = \overline{\overline{A+B} + \overline{C+D}} \quad \checkmark (1)$$



$$\begin{aligned} c) \quad \overline{A} \overline{B} C + \overline{(A+B+C)} + \overline{A} \overline{B} \overline{C} D &= \overline{A} \overline{B} (C + \overline{C} D) + \overline{A} \overline{B} C \quad \checkmark (1) \\ &= \overline{A} \overline{B} (C + D + C). \quad \checkmark (1) \\ &= \underline{\underline{\overline{A} \overline{B} C + \overline{A} \overline{B} D}}. \quad \checkmark (1) \end{aligned}$$

d) i)  $\sim 10V \Rightarrow$   $_2$   
 $10V \Rightarrow$   $_2$

(1/2)  
(1/2)

ii)  $-32767 \Rightarrow (2^{15}-1) \quad \checkmark (1)$   
 $32767 \Rightarrow (2^{15}-1) \quad \checkmark (1)$

iii) The number is out of 16-bit <sup>sign+magnitude</sup> range. No representation. ✓ (1)

# Question 1.

(2)

e)  $X = AB + CD + EF$  ✓

Rule 1:  $AB=1, X=1$  ✓

Rule 2:  $AB=EF=1, X=1$  ✓

Rule 3:  $EF=1, X=1$  ✓

$\frac{1}{2} \times 4$

therefore, all three output pulses are correct.

f) 
$$\begin{array}{r} 1001 \\ + 0011 \\ \hline 1100 \end{array}$$
 ✓ ①

→ no carry, convert to 2's complement & add sign bit

$$\underline{\underline{10100}}$$
 ✓ ①

g) - Analog processing is generally faster (speed). ✓

- Noise limited resolution (~~low~~ <sup>in low</sup> noise circuits, resolution high) ✓



any 1 or related

h) - Fewer inputs. (advantage). ✓ ①

- More complicated processing circuits, increased susceptibility to noise (disadvantage). ✓ ①

i)

i)



also, one can write  $F = \overline{D}(A+B)$  ✓ ①


## Question 1.

(3)

- j) bistable - 2 stable states ✓  
 monostable - 1 stable state ✓  
 Astable - Oscillator, no stable state ✓

1 mark (all correct)  
 $\frac{1}{2}$  mark (missing 1)

k)




(3)

Sequential logic circuits are circuits whose outputs are functions of present as well as previous inputs/outputs.

(1)

- l)  $110111_2$  to Gray code.



(2)

$\therefore 110111_2$  is ~~110111~~  $101100_2$  in Gray code.

Any correct conversion is ok.

- m) - Frequency division

- timing

- waveform synthesis

- triggering

- many other valid answers.

(1)

any valid answer



## Question 2

- a) - even parity ✓ ①  
- counts odd number of 1s to add a 1. ✓ ①


- b) - Summing 3 bits, discarding carry

$$\therefore P_j = A \oplus B \oplus C \quad \checkmark \text{ ① where } A, B \text{ and } C \text{ represent appropriate bits.}$$

$$\begin{aligned} \therefore P_j &= \bar{A}(B \oplus C) + A(\overline{B \oplus C}) \quad \checkmark \text{ ①} \\ &= \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC) \quad \checkmark \text{ ①} \\ &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \quad \checkmark \text{ ①} \end{aligned}$$

$\begin{matrix} 001 & 010 & 100 & 111 \\ 1 & 2 & 4 & 7. \end{matrix}$

or use a truth table.




c)

Truth table						
P	A	B	D	C <sub>j</sub>	F(D)	F(B,D)
0	0	0	0	1	$\bar{D}$	$\bar{B}\bar{D} + BD = \bar{D} \oplus B$
0	0	0	1	0	$D$	
0	0	1	0	0	$\bar{D}$	$\bar{B}D + B\bar{D} = \bar{D} \oplus B$
0	0	1	1	1	$D$	
0	1	0	0	0	$\bar{D}$	$\bar{B}D + B\bar{D} = \bar{D} \oplus B$
0	1	0	1	1	$D$	
0	1	1	0	0	$\bar{D}$	$\bar{B}D + BD = \bar{D} \oplus B$
0	1	1	1	1	$D$	
1	0	0	0	0	$\bar{D}$	$\bar{B}\bar{D} + BD = \bar{D} \oplus B$
1	0	0	1	1	$D$	
1	0	1	0	0	$\bar{D}$	
1	0	1	1	1	$D$	
1	1	0	0	1	$\bar{D}$	
1	1	0	1	0	$D$	
1	1	1	0	0	$\bar{D}$	
1	1	1	1	1	$D$	

$\checkmark \text{ ②} \quad \checkmark \text{ ②} \quad \checkmark \text{ ②}$

Implementation.

Select: P, A.



Question 2

	P	A	B	D	$B \oplus D$	$B \oplus D$	$C_k$	
$n C_2$	1	0	0	1	1	0	1	✓ ①
$2n C_1$	0	1	0	1	1	0	1	✓ ①
$7n C_0$	1	1	0	1	1	0	0	✓ ①

select  $B \oplus D$

selects  $B \oplus D$

(from MAX unit).

$\therefore C_2 C_1 C_0 = 110$ , bit error at position 6.  
 ✓ ②

Correct transmitted code: 0011001 ✓ ②

# Question 3

①

a) i)

$S_1$	$S_0$	$SO_1$	$SO_2$	$SO_3$	$SO_4$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

✓  
②


$$\therefore SO_1 = \bar{S}_1 \bar{S}_0$$

$$SO_2 = \bar{S}_1 S_0$$

$$SO_3 = S_1 \bar{S}_0$$

$$SO_4 = S_1 S_0$$

✓  
②



✓  
②

ii)

$SO_1$	$SO_2$	$SO_3$	$SO_4$	MR	MY	MG	MR	SY	SG
1	0	0	0	0	0	1	1	0	0
0	1	0	0	0	1	0	1	0	0
0	0	1	0	1	0	0	0	0	1
0	0	0	1	1	0	0	0	1	0
All other combinations are invalid.				x	x	x	x	x	x

✓  
②

example MR

MR

$SO_1 SO_2$	00	01	11	10
$SO_3 SO_4$	00	x	0	x
01	1	x	x	x
11	x	x	x	x
10	1	x	x	x

$\bar{S}_0 \bar{S}_2$

✓  
0.5

MY

MY

$SO_1 SO_2$	00	01	11	10
$SO_3 SO_4$	00	x	1	x
01	0	x	x	x
11	x	x	x	x
10	0	x	x	x

$SO_2$

✓  
0.5

MG

MG





$SO_1 SO_2$	00	01	11	10
$SO_3 SO_4$	00	x	0	x
01	0	x	x	x
11	x	x	x	x
10	x	x	x	x

$SO_1$

✓  
0.5





# Question 3



iii) Inputs:  $S_0, S_2, S_3, S_4$   
Outputs: LONG, SHORT.


$S_0$	$S_2$	$S_3$	$S_4$	LONG	SHORT
1	0	0	0	1	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	0	1
All other states invalid				X	X



Question 3

$$\text{SHORT} = \overline{S_0_1} \overline{S_0_3} = \overline{S_0_1 + S_0_3} \quad \checkmark \frac{1}{2}$$

$$\text{LONG} = \overline{S_0_2} \overline{S_0_4} = \overline{S_0_2 + S_0_4} \quad \checkmark \frac{1}{2}$$




- b). Level triggering - triggering when the clock pulse is level. (high or low).  $\checkmark$  ①
- Edge triggering - triggering when the clock pulse is transitioning from high to low (negative edge) or low to high (positive edge).  $\checkmark$  ①



# Question 4

- a) Synchronous counters - each flip-flop driven by the clock signal  
 asynchronous counter - One of the flip-flops is driven by the clock pulse while the others are controlled by outputs from preceding flip-flops or other inputs
- b) state diagram.




State table


Present				Next				Flip-flop excitation			
A	B	C	D	A <sup>+</sup>	B <sup>+</sup>	C <sup>+</sup>	D <sup>+</sup>	D <sub>A</sub>	D <sub>B</sub>	D <sub>C</sub>	D <sub>D</sub>
0	0	0	1	0	0	1	1	0	0	1	1
0	0	1	1	0	1	0	1	0	1	0	1
0	1	0	1	0	1	1	1	0	1	1	1
0	1	1	1	1	0	0	1	1	0	0	1
1	0	0	1	1	0	1	1	1	0	1	1
1	0	1	1	1	1	0	1	1	1	0	1
1	1	0	1	1	1	1	1	1	1	1	1
1	1	1	1	0	0	0	1	0	0	0	1

All other states are invalid


$$D_A = \bar{A}\bar{C} + A\bar{B} + \bar{A}BC$$



$$D_B = \bar{B}C + B\bar{C}$$




$$D_C = \bar{C}$$



$$D_D = 1$$

# Question 4




4

c) JK flip-flop using A D flip-flop.


Required Function				Flip-flop Used.
J	K	$Q_n$	$Q_{n+1}$	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0

3



$$D = \bar{K}Q + J\bar{Q}$$

1



2