

Model Solutions
EEE 3104 / ETI 3104 CAT II

Question 1

- a) Flip-flops - can be synchronized using a clock
latches - cannot be synchronized using a clock.
- b) Sequential circuits - outputs functions of current & past inputs.
Combinational logic circuits - outputs functions of current inputs only.
- c) Level triggering - triggering using logic level 1 or 0
Edge triggering - triggering using ~~clock~~ transitions

Question 2



- Design has to cater for changes in circuit state in the duration of the triggering level, before the next ~~clock~~ trigger comes.

Question 3


Truth Table

A B Bin			D	Bout	Partitioning:	
			D(Bin)	Bout(Bin)	Bin	Bin
0	0	0	0	0		
0	0	1	1	1		
0	1	0	1	1		
0	1	1	0	1	Bin	1
1	0	0	1	0	Bin	0
1	0	1	0	0	Bin	0
1	1	0	0	0	Bin	Bin
1	1	1	1	1		

- a) 4 to 1 Mux implementation.





b) 3 to 8 decoder required (8 combinations)



Question 4:

Truth table:

J	K	Q_n	Q_{n+1}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0




Question 5:


(Case I) - States

0-5 go back to 0 when you detect 110 (but upper 2 bits all 1's)

- Need 3 flip-flops.



(Case 2)
0-2) States: $0 \rightarrow 01 \rightarrow 10$ goes back to 0 when 11 appears
2 flip flops needed.



Question 6.

Even numbers: 10, 12

States: $1010 \rightarrow 1100$

Flip-flops required: 4.

Truth table:

Present state	Next state	Outputs	Inputs
$Q_3\ Q_2\ Q_1\ Q_0$	$Q'_3\ Q'_2\ Q'_1\ Q'_0$	$D_3\ D_2\ D_1\ D_0$	
1 0 1 0	1 1 0 0	1 0 0 0	1 0 0 0
1 1 0 0	1 0 1 0	1 0 1 0	1 0 1 0
All others	All others	X X X X	


K-map for D_3 will have 1s and Xs only $\therefore D_3 = 1$

K-map for D_0 will have 0s and Xs only $\therefore D_0 = 0$

D_2	$Q_2\ Q_1$	00 01 11 10
$Q_1\ Q_0$	00 01 11 10	x x 0 x
00	x x	0 x
01	x x	x x
11	x x x	x x x
10	x x x	1


D_1	$Q_2\ Q_1$	00 01 11 10
$Q_1\ Q_0$	00 01 11 10	x x 1 x
00	x x	1 x
01	x x	x x
11	x x x	x x x
10	x x x	0

$$D_2 = Q_1 \quad \text{and} \quad D_1 = \bar{Q}_1$$



Question 7.

- You can serialize outputs using clock pulses i.e.



Question 8

Gray-to-binary

Truth table -

Gray		Binary	
G ₁	G ₀	B ₁	B ₀
0	0	0	0
0	1	0	1
1	1	1	0
1	0	1	1

