

Question 1


(1)

a) Gates that can be used to implement any logic function by themselves ✓(1)

b). $X = (A+B)(C+D)$,


is NAND gates only?

$$X = \overline{(A+B)(C+D)} = \overline{\overline{A+B} + \overline{C+D}} = \overline{\overline{A} \cdot \overline{B}} \cdot \overline{\overline{C} \cdot \overline{D}} \quad \checkmark(1)$$



ii) NOR Gates only.

$$X = \overline{(A+B)(C+D)} \stackrel{\checkmark(1)}{=} \overline{\overline{A+B} + \overline{C+D}} \stackrel{\checkmark(1)}{=}$$



$$\begin{aligned}
 c) \quad \overline{A} \overline{B} C + \overline{(A+B+C)} + \overline{A} \overline{B} \overline{C} D &= \overline{A} \overline{B} (C + \overline{C} \overline{D}) + \overline{A} \overline{B} C \\
 &= \overline{A} \overline{B} (C + D + \overline{C}). \quad \checkmark(1) \\
 &= \overline{A} \overline{B} C + \overline{A} \overline{B} D. \quad \checkmark(1)
 \end{aligned}$$

d) $\sim 10V \Rightarrow 11111111111_2$
 $10V \Rightarrow 01111111111_2$



ii) $-32767 \Rightarrow (2^{15}-1) \checkmark(1)$
 $32767 \Rightarrow (2^{15}-1) \checkmark(1)$



iii) The number is out of 16-bit range. No representation. ✓(1)

Signed magnitude

Question 1

e) $X = AB + CD + EF \quad \checkmark$

Pulse 1: $AB = 1, X = 1 \quad \checkmark$

Pulse 2: $AB = EF = 1, X = 1 \quad \checkmark$

Pulse 3: $EF = 1 \rightarrow X = 1 \quad \checkmark$

$\frac{1}{2} \times 4$
=

Therefore, all three output pulses are correct.

f) 1001

$$\begin{array}{r} 1001 \\ + 0011 \\ \hline 1100 \end{array} \quad \checkmark$$

\rightarrow no carry, convert to 2's complement & add sign bit

$$\begin{array}{r} 10100 \\ \hline \end{array} \quad \checkmark$$

g) - Analog processing is generally faster (speed). \checkmark


- Noise limited resolution ($\xrightarrow{\text{less noise}} \text{low noise circuits, resolution high}$)
any 1 or related

h) - Fewer inputs (advantage). \checkmark

- More complicated processing circuits, increased susceptibility to noise
(disadvantage). \checkmark

i).

i) SOP




$F = AD + BD \quad \checkmark$

also, one can write

$\Rightarrow F = \overline{D}(A+B) \quad \checkmark$

ii) POS



\bar{B}

D

B


A

Question 1:

(3)

- j) bistable - 2 stable states ✓ 1 mark (all correct)
 monostable - 1 stable state ✓ $\frac{1}{2}$ mark (missing 1)
 astable - Oscillation, no stable state ✓

k)



3

①

Sequential logic circuits are circuits whose outputs are functions of present as well as previous inputs. ~~outputs~~

l) 110111_2 to Gray code.

$$\begin{array}{ccccccc}
 & | & + & | & + & 0 & + \\
 & \downarrow & & \downarrow & & \downarrow & \\
 1 & & 1 & & 0 & & 1
 \end{array} \quad \checkmark \quad \textcircled{2}$$

$\therefore 110111_2$ is ~~not~~ 101100_2 in Gray code.

Any correct conversion is ok.

m) - frequency division

- timing
- waveform synthesis
- triggering

- many other valid answers.

①

any valid answer

Question 2

- a) - even parity ✓ ①
 - counts odd number of 1s to add a 1. ✓ ①

- b) - summing 3 bits, discarding carry

$\therefore P_j = A \oplus B \oplus C$ ✓ ① where $A + B$ and C represent appropriate bits.


$$\therefore P_j = \bar{A}(B \oplus C) + A(\bar{B} \oplus C) \quad \checkmark \text{ ①}$$

$$= \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC) \quad \checkmark \text{ ①}$$

$$= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \quad \checkmark \text{ ①}$$

001 010 100 111
 1 2 4 7.

or use a truth table.




c)

Truth table				
P	A	B	D	C_j
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	1	0
1	1	0	0	1
1	1	1	0	0
1	1	1	1	1

Implementation:

Select: P, A .



Question 2

	P	A	B	D	$\checkmark \textcircled{1}$	$\checkmark \textcircled{1}$	$\checkmark \textcircled{1}$	$\checkmark \textcircled{1}$
$\oplus C_2$	1	0	0	1	1	0	1	
$\oplus C_1$	0	1	0	1	1	0	1	
$\oplus C_0$	1	1	0	1	1	0	0	

Select $\overline{B \oplus D}$ Selects $B \oplus D$

(from MUX circuit).

$\therefore C_2 C_1 C_0 = 110$, bit error at position 6.

Correct transmitted code: 0D11001

$\checkmark \textcircled{1}$

Question 3

a). i)

S_1	S_0	SO_1	SO_2	SO_3	SO_4
0	0	1	0.	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	0	0	0	0	1

✓ 2


$$\therefore SO_1 = \overline{S_1} \overline{S_0}$$

$$SO_2 = \overline{S_1} S_0$$

$$SO_3 = \overline{S_1} \overline{S_0} S_1 S_0$$

$$SO_4 = S_1 \overline{S_0}$$

✓ 2



ii)

SO_1	SO_2	SO_3	SO_4	MR	NY	MG	JLR	SY	SG
1	0	0	0	0	0	1	1	0	0
0	1	0	0	0	1	0	1	0	0
0	0	1	0	1	0	0	0	0	1
0	0	0	1	1	0	0	0	1	0

All other combinations are invalid.

✓ 2

example MR

SO_3	SO_4	00	01	11	10
00	X	0	X	0	
01	1	X	X	X	
11	X	X	X	X	
10	1	X	X	X	X

$\overline{SO_1} \overline{SO_2}$

NY

SO_3	SO_4	00	01	11	10
00	X	1	X	0	
01	0	X	X	X	
11	X	X	X	X	
10	0	X	X	X	X

SO_2

MG

SO_3	SO_4	00	01	11	10
00	X	1	0	X	1
01	0	X	X	X	X
11	X	X	X	X	X
10	X	X	X	X	X

SO_1

Question 3

(2)

SR		SO ₃ , SO ₂			
SO ₃ , SO ₄		00	01	11	10
00	X	1	X	1	
01	0	X	X	X	
11	X	X	X	X	
10	0	X	X	X	


V 0.5

SY		SO ₃ , SO ₂			
SO ₃ , SO ₄		00	01	11	10
00	X	0	X	0	
01	1	X	X	X	
11	X	X	X	X	
10	0	X	X	X	

V 0.5

SG.		SO ₃ , SO ₂			
SO ₃ , SO ₄		00	01	11	10
00	X	1	0	X	0
01	0	X	X	X	
11	X	X	X	X	
10	1	X	X	X	

SO₃ ✓ 0.5



V 2

iii) Inputs: SO₁, SO₂, SO₃, SO₄.
Outputs: LONG, SHORT.

SO ₁	SO ₂	SO ₃	SO ₄	LONG	SHORT
1	0	0	0	1	0
0	1	0	0	0	1
0	0	0	0	1	0
0	0	0	1	0	1
All other states invalid				X	X

1

LONG.		SO ₃ , SO ₂			
SO ₃ , SO ₄		00	01	11	10
00	X	0	X	1	
01	0	X	X	X	
11	X	X	X	X	
10	1	X	X	X	


V 2

SHORT.		SO ₃ , SO ₂			
SO ₃ , SO ₄		00	01	11	10
00	X	1	X	0	
01	1	X	X	X	
11	X	X	X	X	
10	0	X	X	X	

V 2

Question 3

$$\text{SHORT} = \overline{S_{O_1} S_{O_3}} = \overline{S_{O_1} + S_{O_3}} \quad \checkmark \gamma_2$$
~~$$\text{LONG} = \overline{S_{O_2} S_{O_4}} = \overline{S_{O_2} + S_{O_4}} \quad \checkmark \gamma_2$$~~




- b). Level triggering - triggering when the clock pulse is level. (high or low). $\checkmark \gamma_1$
- Edge triggering - triggering when the clock pulse is transitioning from high to low (negative edge) or low to high (positive edge). $\checkmark \gamma_1$

Question 4

- a) Synchronous counters - each flip-flop driven by the clock signal ✓ ①
 asynchronous counter - One of the flip-flops is driven by the clock pulse while the others are controlled by outputs from preceding flip-flops or other inputs ✓ ②

b). State diagram:







State table


Present				Next				Flip-flop excitation			
A	B	C	D	A^+	B^+	C^+	D^+	D_A	D_B	D_C	D_D
0	0	0	1	0	0	1	1	0	0	1	1
0	0	1	1	0	1	0	1	0	1	0	1
0	1	0	1	0	1	1	1	0	1	1	1
0	1	1	1	1	0	0	1	1	0	0	1
1	0	0	1	1	0	1	1	1	0	1	1
1	0	1	1	1	1	0	1	1	0	1	1
1	1	0	1	1	1	1	1	1	1	1	1
1	1	1	1	0	0	0	1	0	0	1	1

All other states
are invalid

$$D_A = A\bar{C} + A\bar{B} + \bar{A}BC.$$



Question 4




4


c) JK flip-flop using A D flip-flop.

Required Function		Flip-flop Used.	
J	K	Q_+	D
0	0	0	0
0	0	1	1
0	1	0	0
0	1	0	0
1	0	1	1
1	0	1	1
1	1	1	1
1	1	0	0

3



1



2