Spartan-6 LX9 MicroBoard Embedded Tutorial

Tutorial 2 Adding EDK IP to an Embedded System



Revision History

Version	Description	Date
13.1.01	Initial release for EDK 13.1	5/16/2011

Table of Contents

Revision History	2
Table of Contents	
Table of Figures	2
Overview	
Objectives	
Requirements	4
Software	4
Hardware	4
Recommended Reading	4
I. Adding the New Peripheral	
II. Writing Code for the New Peripheral	
III. Test the Generated System with the New Application	
Getting Help and Support	
Table of Figures	
Figure 1 - Hardware Platform	3
Figure 2 - IP Catalog	
Figure 3 - GPIO Peripheral Configuration	
Figure 4 - Connecting IP to AXI Bus	
Figure 5 - Generate Addresses	
Figure 6 - GPIO I/O Settings	
Figure 7 - External Ports	
Figure 8 - AXI GPIO Registers	10
Figure 9 - New C Project	11
Figure 10 - New Source File	
Figure 11 - Generate Linker Script	13
Figure 12 - Connect LX9 MicroBoard to host PC	15



Overview

This is the second tutorial in a series of training material dedicated to introducing engineers to creating their first embedded designs. These tutorials will cover all the required steps for creating a complete MicroBlaze design in the Spartan-6 LX9 MicroBoard. While dedicated to this platform, the information learned here can be used with any Xilinx FPGA.

The tutorial is divided into three main steps: adding a new peripheral, writing code for the peripheral and testing the system on the board. The test application will reside in Block memory inside the FPGA. Below is a block diagram of the hardware platform. We will add a General Purpose I/O (GPIO) core to make use of the DIP Switches on the board.




Figure 1 - Hardware Platform

Objectives

This tutorial demonstrates how to add and modify peripherals to an existing MicroBlaze system using Xilinx Platform Studio (XPS). The system from the previous tutorial will be used as the starting point. The tutorial will show

- How to add an EDK peripheral
- How to connect to the existing system
- How to modify the peripheral options
- How to add constraints for the new peripheral



Requirements

The following items are required for proper completion of this tutorial.

Completion of the Creating an Embedded System Tutorial

Software

The following software setup is required to test this reference design:

- WindowsXP 32-bit Service Pack 2
- Xilinx <u>ISE WebPack</u> with the <u>EDK add-on</u> or <u>ISE Embedded Edition</u> version 13.1
- Installed Digilent Adept and Xilinx 3rd-party USB Cable driver (see Spartan-6 LX9 MicroBoard Configuration Guide, listed in Recommended Reading, below)
- Installed Silicon Labs CP210x USB-to-UART Bridge Driver (see Silicon Labs CP210x USB-to-UART Setup Guide, listed in Recommended Reading, below)
- Installation of the Spartan-6 LX9 MicroBoard IPXACT files (Available from Avnet: http://em.avnet.com/s6microboard)

Hardware

The hardware setup used by this reference design includes:

- Computer with a minimum of 300-900 MB (depending on O/S) to complete an XC6SLX9 design¹
- Avnet Spartan-6 LX9 MicroBoard Kit
 - Avnet Spartan-6 LX9 MicroBoard
 - USB Extension cable (if necessary)
 - o USB A-to-MicroB cable

Recommended Reading

Available from Avnet: http://em.avnet.com/s6microboard

- The hardware used on the Spartan-6 LX9 MicroBoard is described in detail in Avnet document, Spartan-6 LX9 MicroBoard User Guide.
- An overview of the configuration options available on the Spartan-6 LX9 MicroBoard, as well as Digilent driver installation instructions can be found in the Avnet document, Spartan-6 LX9 MicroBoard Configuration Guide.
- Instructions on installing the Silicon Labs CP210x USB-to-UART drivers can be found in the Avnet document, Silicon Labs CP210x USB-to-UART Setup Guide.

Available from Xilinx: http://www.xilinx.com/support/documentation/spartan-6.htm

- Details on the Spartan-6 FPGA family are included in the following Xilinx documents:
 - Spartan-6 Family Overview (<u>DS160</u>)
 - Spartan-6 FPGA Data Sheet (DS162)
 - Spartan-6 FPGA Configuration User Guide (UG380)
 - Platform Studio Help (available in tool menu)
 - o Platform Studio SDK Help (available in tool menu)
 - MicroBlaze Reference Guide v.13.1 (UG081)
 - o Embedded System Tools Reference Manual v.13.1 (<u>UG111</u>)

¹ Refer to <u>www.xilinx.com/ise/products/memory.htm</u>



_

I. Adding the New Peripheral

We will use Xilinx Platform Studio (XPS) to add and connect a new peripheral to the existing system.

- Start Project Navigator and open the EDK_Tutorial project from the first tutorial. If this tutorial is your starting point, you can download the EDK_Tutorial_01 solution from the Avnet DRC: http://em.avnet.com/s6microboard
- Double-click on the mb_system.xmp module to open the system in XPS.
- 3) Select the **IP Catalog** tab in the project window. The IP catalog lists all the processor peripherals available with extended information. Expand the **General Purpose IO** option. The peripherals can be sorted by column field. Right click on the peripheral to view its datasheet or change log information.




Figure 2 - IP Catalog

- Select axi_gpio version 1.01.a on the list then drag and drop it to the System Assembly View window.
- 5) The peripheral configuration window will open to configure the peripheral. Select **Channel 1** and Change the **GPIO Data Channel Width** from **32 to 4**. Change **Channel 1 is Input Only** from **0** to **1**.




Figure 3 - GPIO Peripheral Configuration



- 6) Click OK.
- 7) New in XPS 13.1, when IP is added, a pop-up window will appear asking to automatically connect your new IP to the MicroBlaze core. Click **OK**.
- 8) Click on **axi_gpio_0** in the *Name* column of the System Assembly window. Rename the instance to **DIP_Switches**.




Figure 4 - Connecting IP to AXI Bus

- 9) Click on the Addresses tab. The addresses view shows the address space for all the peripherals. The Lock box prevents the address for that peripheral from being changed when generating new addresses.
- 10) Click on the **Generate Addresses** button to generate the address range for the new GPIO peripheral.




Figure 5 - Generate Addresses

11) Click on the **Ports** tab. The Ports view shows the internal connections between the peripherals as well as the external ports connections.



- 12) Expand DIP_Switches from the list. It will show the connections available for the peripheral.
- 13) Expand the **(IO_IF) gpio_0** selection. Look at the GPIO datasheet for a description of each port. The datasheet can be found by right-clicking on DIP Switches.
- 14) Select **GPIO_IO_I** since the DIP switches are only inputs. Click on **No Connection drop-down list** in the **Net** column. Select **Make External** to add it the external ports list.




Figure 6 - GPIO I/O Settings

- 15) Select GPIO_IO net and set to No Connection.
- 16) Expand the **External Ports** to view the new connection. The name of the new external port is **DIP Switches GPIO IO I pin** with a range of [3:0].




Figure 7 - External Ports

- 17) We need to update the design information for SDK. Go to *Project > Export Hardware Design to SDK...* Select **Export Only**.
- 18) Close XPS.

Since we've added a new port to MicroBlaze, it needs to be added to the HDL source. For VHDL, we need to modify the top-level entity, the component declaration, and the instantiation of the MicroBlaze. Additionally, we'll need to update the constraint file to add the pinout information for the DIP switches.

19) In Project Navigator, Open the top-level HDL file, **mb_system_top**, by double-clicking it. That will open the HDL source in editor.



20) Since the port goes externally to the FPGA it needs to be added to the entity declaration, add the following line as shown:

```
entity mb system top is
 port (
  RESET: in std logic;
  CLK_66MHZ: in std_logic;
  RS232_Uart_1_sout : out std_logic;
  RS232_Uart_1_sin: in std_logic;
  LEDs_4Bits_TRI_O: out std_logic_vector(3 downto 0);
  DIP_Switches_GPIO_IO_I_pin: IN std_logic_vector(3 downto 0); ←Add this line
  mcbx dram clk: out std logic;
  mcbx dram clk n : out std logic;
  mcbx dram cke: out std logic;
  mcbx dram ras n : out std logic;
  mcbx dram cas n : out std logic;
  mcbx_dram_we_n : out std_logic;
  mcbx dram udm: out std logic;
  mcbx dram ldm: out std logic;
  mcbx_dram_ba : out std_logic_vector(1 downto 0);
  mcbx_dram_addr: out std_logic_vector(12 downto 0);
  mcbx dram dq: inout std logic vector(15 downto 0);
  mcbx_dram_dqs: inout std_logic;
  mcbx dram udgs: inout std logic;
  rzq: inout std logic
 );
```

21) The same line needs to be added to the component declaration of the mb_system. Add the following line as shown:

```
component mb_system is
 port (
  RESET: in std logic;
  CLK 66MHZ: in std logic;
  RS232_Uart_1_sout: out std_logic;
  RS232 Uart 1 sin: in std logic;
  LEDs_4Bits_TRI_O: out std_logic_vector(3 downto 0);
  DIP_Switches_GPIO_IO_I_pin: IN std_logic_vector(3 downto 0); ← Add this line
  mcbx dram clk: out std logic;
  mcbx_dram_clk_n : out std_logic;
  mcbx dram cke : out std logic;
  mcbx dram ras n: out std logic;
  mcbx_dram_cas_n : out std_logic;
  mcbx_dram_we_n : out std_logic;
  mcbx dram udm: out std logic;
  mcbx dram ldm: out std logic;
  mcbx dram ba: out std logic vector(1 downto 0);
  mcbx_dram_addr : out std_logic_vector(12 downto 0);
  mcbx_dram_dq: inout std_logic_vector(15 downto 0);
  mcbx dram dgs: inout std logic;
  mcbx_dram_udqs: inout std_logic;
  rzq:inout std_logic
end component;
```



22) Finally, the instantiation of the mb_system needs to be updated as well. Add the following line as shown:

```
mb system i: mb system
 port map (
  RESET => RESET,
  CLK_66MHZ => CLK_66MHZ,
  RS232_Uart_1_sout => RS232_Uart_1_sout,
  RS232_Uart_1_sin => RS232_Uart_1_sin,
  LEDs_4Bits_TRI_O => LEDs_4Bits_TRI_O,
  DIP_Switches_GPIO_IO_I_pin => DIP_Switches_GPIO_IO_I_pin, ← Add this line
  mcbx dram clk => mcbx dram clk,
  mcbx dram clk n => mcbx dram clk n,
  mcbx dram cke => mcbx dram cke,
  mcbx dram ras n => mcbx dram ras n,
  mcbx dram cas n => mcbx dram cas n,
  mcbx_dram_we_n => mcbx_dram_we_n,
  mcbx dram udm => mcbx dram udm,
  mcbx dram ldm => mcbx dram ldm,
  mcbx_dram_ba => mcbx_dram_ba,
  mcbx dram addr => mcbx dram addr,
  mcbx dram dq => mcbx dram dq,
  mcbx_dram_dqs => mcbx_dram_dqs,
  mcbx dram udgs => mcbx dram udgs,
  rzq => rzq
 );
```

23) Select the **mb_system.ucf** file, expand **User Constraints** in the Processes window and double-click on **Edit Constraints (Text)**. In the UCF file add the lines:

```
NET DIP_Switches_GPIO_IO_I_pin[0] LOC = "B3" | IOSTANDARD = "LVCMOS33"; NET DIP_Switches_GPIO_IO_I_pin[1] LOC = "A3" | IOSTANDARD = "LVCMOS33"; NET DIP_Switches_GPIO_IO_I_pin[2] LOC = "B4" | IOSTANDARD = "LVCMOS33"; NET DIP_Switches_GPIO_IO_I_pin[3] LOC = "A4" | IOSTANDARD = "LVCMOS33";
```

- 24) Save and close the UCF file.
- 25) Select the **mb_system_top** module in the **Hierarchy** window.
- 26) Double-Click on Generate Programming File to update the bit file with the new peripheral.

II. Writing Code for the New Peripheral

To test the new peripheral we will create a new software application in Platform Studio SDK and use the GPIO device drivers.

- 1) Start Xilinx SDK and select the Workspace from EDK_Tutorial.
- 2) SDK will detect that the hardware system has changed. Click **Yes** to update the hardware platform and BSP.



- a. If SDK does not auto-detect the new hardware, right-click on the hardware platform project and select **Change Hardware Platform Specification**. Browse to the XML file and click **OK**.
- 3) The peripheral datasheets and address map can be found under the hardware platform. Expand the **mb_system_hw_platform** project and double-click on the **system.xml** file.
- 4) Open the **axi_gpio** datasheet to view the GPIO register map. The **GPIO_Data** Register is located at the base address of the peripheral, which is 0x40020000 for the DIP Switches.

Table 4: Registers

Base Address + Offset (hex)	Register Name	Access Type	Default Value (hex)	Description
C_BASEADDR + 0x00	GPIO_DATA	Read/Write	0x0	Channel 1 AXI GPIO Data Register.
C_BASEADDR + 0x04	GPIO_TRI	Read/Write	0x0	Channel 1 AXI GPIO Three-state Register.
C_BASEADDR + 0x08	GPIO2_DATA	Read/Write	0x0	Channel 2 AXI GPIO Data Register.
C_BASEADDR + 0x0C	GPIO2_TRI	Read/Write	0x0	Channel 2 AXI GPIO Three-state Register.

Figure 8 - AXI GPIO Registers



We will create a new application to test the new peripheral.

- 5) Go to File > New > Xilinx C Project.
- 6) Name the project Tutorial_Test and select Empty Application from the project templates. Click Next




Figure 9 - New C Project

7) Select Target an Existing Board Support Package then click Finish.



8) We need to add a source file for the new empty C project. Select the **Tutorial_Test\src** folder and go to **File > New > Source File**. Enter **main.c** for the file name. Click **Finish**.




Figure 10 - New Source File

9) Inside main.c, after the comments, add:

10) Save the main.c file. The application will be compiled when saved. The **Project** menu gives options to change the behavior for building the application.



11) Create a Linker Script for the new application. Right-click on the **Tutorial_Test** project and select **Generate Linker Script.** Select ilmb_cntlr_dlmb_cntlr for all the code sections to place them in the internal BRAMs. Click on **Generate**. Click **Yes** to overwrite the existing linker script.




Figure 11 - Generate Linker Script

We will add code after the print statement to turn-on the LEDs when the DIP switches are asserted.

- 12) On the left side expand *the* **Standalone_BSP** project. The **BSP Documentation** section contains the documentation for the device drivers. The **microblaze_0** folder contains the header files, compiled libraries, and sources for the Board Support Package.
- 13) Expand microblaze_0 then expand the include directory. Double click on the xparameters.h file to view the hardware parameters for the system. Using the macros will isolate the software from the actual hardware.
- 14) Inside the expanded **include** directory for **microblaze_0** are all the driver header files for the different peripherals. The _I.h denotes a low level driver. Double-click on **xgpio_I.h** to view the GPIO low level functions.
- 15) Click on **XGpio_ReadReg** in the **Outline** window to view the format to read the GPIO registers. We will also use the function **XGpio_WriteReg** to write to the LEDs. The Base Address for the device can be found in the **xparameters.h** file. The Data Register has an offset of 0x00.
- 16) Write code into main.c to read from the DIP Switches GPIO channel 1:
 - a. Include the low level driver header for the GPIO after the other include statements

#include "xgpio_l.h"



b. Declare a new global variable (u32 is defined in xbasic_types.h) before int main (void) {u32 DIP_Read;

c. Add code to read from the DIP switches after the print statement:

d. Add code to write the DIP switch value to the LEDs. Only add the WriteReg line inside the while loop. The final while loop should look like this:

```
while (1) {
          DIP_Read = XGpio_ReadReg(XPAR_DIP_SWITCHES_BASEADDR, 0);
          XGpio_WriteReg(XPAR_LEDS_4BITS_BASEADDR, 0, DIP_Read);
}
```

- 17) Save and close the file. The application will be compiled automatically.
- 18) To view the changes made to main.c, right-click on **main.c** in the **Project Explorer** window and select **Compare > With Local History...** Click **OK** when finished.

The application is ready to be tested on the board.



Test the Generated System with the New Application III.

- 1) Plug the MicroBoard board into the PC.
- 2) Plug the USB UART cable between the MicroBoard and the PC.




Figure 12 - Connect LX9 MicroBoard to host PC

3) In SDK, click on the Program FPGA icon



- a. For the Bitstream, browse to the EDK_Tutorial directory and select mb_system_top.bit
- b. For the BMM File, browse to the **EDK_Tutorial** directory and select edkBmmFile bd.bmm
- Click on **Program**.
- 4) In the SDK Project Explorer View, right-click on the Tutorial_Test project and select Run As > Run Configurations...
- 5) Select Xilinx C/C++ ELF and click on the New Launch Configuration icon



- In the SDK Run Configurations window, select the STDIO Connection tab.
- Check the Connect STDIO to Console box.
 - a. Select the COM port for the USB UART and leave the BAUD Rate at 9600. Click *Run*.
- 8) Carefully modify the DIP switches positions to turn the LEDs on and off.
- 9) Ensure that "-- Entering main() -- " is displayed on the console.
- 10) Close SDK. This concludes Tutorial #2.



Getting Help and Support

Evaluation Kit home page with Documentation and Reference Designs

http://em.avnet.com/s6microboard

Avnet Spartan-6 LX9 MicroBoard forum:

http://community.em.avnet.com/t5/Spartan-6-LX9-MicroBoard/bd-p/Spartan-6LX9MicroBoard

For Xilinx technical support, you may contact your local Avnet/Silica FAE or Xilinx Online Technical Support at www.support.xilinx.com. On this site you will also find the following resources for assistance:

- Software, IP, and Documentation Updates
- Access to Technical Support Web Tools
- Searchable Answer Database with Over 4,000 Solutions
- User Forums
- Training Select instructor-led classes and recorded e-learning options

Contact Avnet Support for any questions regarding the Spartan-6 LX9 MicroBoard reference designs, kit hardware, or if you are interested in designing any of the kit devices into your next design.

http://www.em.avnet.com/techsupport

You can also contact your local Avnet/Silica FAE.

