

# **Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium Processor G6950**

**Specification Update**

---

***May 2010***



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

<sup>A</sup>Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See [http://www.intel.com/products/processor\\_number](http://www.intel.com/products/processor_number) for details. Over time processor numbers will increment based on changes in clock, speed, cache, or other features, and increments are not intended to represent proportional or quantitative increases in any particular feature. Current roadmap processor number progression is not necessarily representative of future roadmaps. See [www.intel.com/products/processor\\_number](http://www.intel.com/products/processor_number) for details.

Intel® Active Management Technology requires the computer system to have an Intel(R) AMT-enabled chipset, network hardware and software, as well as connection with a power source and a corporate network connection. Setup requires configuration by the purchaser and may require scripting with the management console or further integration into existing security frameworks to enable certain functionality. It may also require modifications of implementation of new business processes. With regard to notebooks, Intel AMT may not be available or certain capabilities may be limited over a host OS-based VPN or when connecting wirelessly, on battery power, sleeping, hibernating or powered off. For more information, see [www.intel.com/technology/platform-technology/intel-amt/](http://www.intel.com/technology/platform-technology/intel-amt/)

Intel® Trusted Execution Technology (Intel® TXT) requires a computer system with Intel® Virtualization Technology (Intel® Virtualization Technology (Intel® VT-x) and Intel® Virtualization Technology for Directed I/O (Intel® VT-d)), a Intel TXT-enabled processor, chipset, BIOS, Authenticated Code Modules and an Intel TXT-compatible measured launched environment (MLE). The MLE could consist of a virtual machine monitor, an OS or an application. In addition, Intel TXT requires the system to contain a TPM v1.2, as defined by the Trusted Computing Group and specific software for some uses. For more information, see <http://www.intel.com/technology/security>

Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and, for some uses, certain computer system software enabled for it. Functionality, performance or other benefits will vary depending on hardware and software configurations and may require a BIOS update. Software applications may not be compatible with all operating systems. Please check with your application vendor.

\* Intel® Turbo Boost Technology requires a PC with a processor with Intel Turbo Boost Technology capability. Intel Turbo Boost Technology performance varies depending on hardware, software and overall system configuration. Check with your PC manufacturer on whether your system delivers Intel Turbo Boost Technology. For more information, see <http://www.intel.com/technology/turboboost>

Intel® Hyper-threading Technology requires a computer system with a processor supporting HT Technology and an HT Technology-enabled chipset, BIOS, and operating system. Performance will vary depending on the specific hardware and software you use. For more information including details on which processors support HT Technology, see <http://www.intel.com/info/hyperthreading>.

64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel® 64 architecture. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information.

Copies of documents which have an order number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

Intel, Intel Core, Celeron, Pentium, Intel Xeon, Intel Atom, Intel SpeedStep, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2010, Intel Corporation. All Rights Reserved.



# Contents

---

**Revision History ..... 5**

**Preface ..... 6**

**Summary Tables of Changes ..... 8**

**Identification Information ..... 16**

**Errata ..... 19**

**Specification Changes ..... 48**

**Specification Clarifications ..... 49**

**Documentation Changes ..... 50**

§





# Revision History

---

| Revision | Description   | Date          |
|----------|---|---------------|
| -001     | Initial Release   | January 2010  |
| -002     | Added Errata AAU85-AAU87.<br>Corrected Extended Model and Model Number register values in Component Identification table.                                 | February 2010 |
| -003     | Added Errata AAU88-AAU91.<br>Added Documentation Changes AAU1-AAU3.   | March 2010    |
| -004     | Added Errataum AAU92.   | April 2010    |
| -005     | Updated Processor Identification table to include the SKU information for the Intel® Core™ i5-680 processor.<br>Added processor K-0 stepping information. | April 2010    |
| -006     | Added Errata AAU93 - AAU97  | April 2010    |
| -007     | Updated Processor Identification table to include the SKU information for the Intel® Core™ i5-655K and i3-550 processor.                                  | May 2010      |



# Preface

This document is an update to the specifications contained in the [Affected Documents](#) table below. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Information types defined in [Nomenclature](#) are consolidated into the specification update and are no longer published in other documents.

This document may also contain information that was not previously published.

## Affected Documents

| Document Title  | Document Number |
|---|-----------------|
| <i>Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet, Volume 1</i> | 322909-005      |
| <i>Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet, Volume 2</i> | 322910-002      |

## Related Documents

| Document Title  | Document Number/<br>Location  |
|---|---|
| <i>AP-485, Intel® Processor Identification and the CPUID Instruction</i>  | <a href="http://www.intel.com/design/processor/aplnots/241618.htm">http://www.intel.com/design/processor/aplnots/241618.htm</a>   |
| <i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture</i><br><i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M</i><br><i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z</i><br><i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide</i><br><i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide</i><br><i>Intel® 64 and IA-32 Intel Architecture Optimization Reference Manual</i> | <a href="http://www.intel.com/products/processor/manuals/index.htm">http://www.intel.com/products/processor/manuals/index.htm</a> |
| <i>Intel® 64 and IA-32 Architectures Software Developer's Manual Documentation Changes</i>  | <a href="http://www.intel.com/design/processor/specupdt/252046.htm">http://www.intel.com/design/processor/specupdt/252046.htm</a> |
| <i>ACPI Specifications</i>  | <a href="http://www.acpi.info">www.acpi.info</a>  |



## Nomenclature

**Errata** are design defects or errors. These may cause the processor behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

**S-Spec Number** is a five-digit code used to identify products. Products are differentiated by their unique characteristics such as, core speed, L2 cache size, package type, etc. as described in the processor identification information table. Read all notes associated with each S-Spec number.

**Specification Changes** are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

**Specification Clarifications** describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

**Documentation Changes** include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

**Note:** Errata remain in the specification update throughout the product's lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, etc.).



# Summary Tables of Changes

---

The following tables indicate the errata, specification changes, specification clarifications, or documentation changes which apply to the processor. Intel may fix some of the errata in a future stepping of the component, and account for the other outstanding issues through documentation or specification changes as noted. These tables use the following notations:

## Codes Used in Summary Tables

### Stepping

|                 |   |
|-----------------|---|
| X:              | Errata exists in the stepping indicated. Specification Change or Clarification that applies to this stepping. |
| (No mark)       |   |
| or (Blank box): | This erratum is fixed in listed stepping or specification change does not apply to listed stepping.           |

### Page

|         |   |
|---------|---|
| (Page): | Page location of item in this document. |
|---------|---|

### Status

|           |  |
|-----------|--|
| Doc:      | Document change or update will be implemented.                 |
| Plan Fix: | This erratum may be fixed in a future stepping of the product. |
| Fixed:    | This erratum has been previously fixed.                        |
| No Fix:   | There are no plans to fix this erratum.                        |

### Row

Change bar to left of a table row indicates this erratum is either new or modified from the previous version of the document.





Each Specification Update item is prefixed with a capital letter to distinguish the product. The key below details the letters that are used in Intel's microprocessor Specification Updates:

|      |  |
|------|--|
| A =  | Intel® Xeon® processor 7000 sequence   |
| C =  | Intel® Celeron® processor  |
| D =  | Intel® Xeon® processor 2.80 GHz  |
| E =  | Intel® Pentium® III processor  |
| F =  | Intel® Pentium® processor Extreme Edition and Intel® Pentium® D processor  |
| I =  | Intel® Xeon® processor 5000 series   |
| J =  | 64-bit Intel® Xeon® processor MP with 1MB L2 cache   |
| K =  | Mobile Intel® Pentium® III processor   |
| L =  | Intel® Celeron® D processor  |
| M =  | Mobile Intel® Celeron® processor   |
| N =  | Intel® Pentium® 4 processor  |
| O =  | Intel® Xeon® processor MP  |
| P =  | Intel® Xeon® processor   |
| Q =  | Mobile Intel® Pentium® 4 processor supporting Intel® Hyper-Threading technology on 90-nm process technology            |
| R =  | Intel® Pentium® 4 processor on 90 nm process   |
| S =  | 64-bit Intel® Xeon® processor with 800 MHz system bus (1 MB and 2 MB L2 cache versions)                                |
| T =  | Mobile Intel® Pentium® 4 processor-M   |
| U =  | 64-bit Intel® Xeon® processor MP with up to 8MB L3 cache   |
| V =  | Mobile Intel® Celeron® processor on .13 micron process in Micro-FCPGA package  |
| W =  | Intel® Celeron® M processor  |
| X =  | Intel® Pentium® M processor on 90nm process with 2-MB L2 cache and Intel® processor A100 and A110 with 512-KB L2 cache |
| Y =  | Intel® Pentium® M processor  |
| Z =  | Mobile Intel® Pentium® 4 processor with 533 MHz system bus   |
| AA = | Intel® Pentium® D processor 900 sequence and Intel® Pentium® processor Extreme Edition 955, 965                        |
| AB = | Intel® Pentium® 4 processor 6x1 sequence   |
| AC = | Intel® Celeron® processor in 478 pin package   |
| AD = | Intel® Celeron® D processor on 65nm process  |
| AE = | Intel® Core™ Duo processor and Intel® Core™ Solo processor on 65nm process   |
| AF = | Intel® Xeon® processor LV  |
| AG = | Intel® Xeon® processor 5100 series   |
| AH = | Intel® Core™2 Duo/Solo Processor for Intel® Centrino® Duo Processor Technology   |
| AI = | Intel® Core™2 Extreme processor X6800 and Intel® Core™2 Duo desktop processor E6000 and E4000 sequence                 |



|       |   |
|-------|---|
| AJ =  | Intel® Xeon® processor 5300 series  |
| AK =  | Intel® Core™2 Extreme quad-core processor QX6000 sequence and Intel® Core™2 Quad processor Q6000 sequence         |
| AL =  | Intel® Xeon® processor 7100 series  |
| AM =  | Intel® Celeron® processor 400 sequence  |
| AN =  | Intel® Pentium® dual-core processor   |
| AO =  | Intel® Xeon® processor 3200 series  |
| AP =  | Intel® Xeon® processor 3000 series  |
| AQ =  | Intel® Pentium® dual-core desktop processor E2000 sequence  |
| AR =  | Intel® Celeron® processor 500 series  |
| AS =  | Intel® Xeon® processor 7200, 7300 series  |
| AU =  | Intel® Celeron® dual-core processor T1400   |
| AV =  | Intel® Core™2 Extreme processor QX9650 and Intel® Core™2 Quad processor Q9000 series                              |
| AW =  | Intel® Core™ 2 Duo processor E8000 series   |
| AX =  | Intel® Xeon® processor 5400 series  |
| AY =  | Intel® Xeon® processor 5200 series  |
| AZ =  | Intel® Core™2 Duo processor and Intel® Core™2 Extreme processor on 45-nm process                                  |
| AAA = | Intel® Xeon® processor 3300 series  |
| AAB = | Intel® Xeon® E3110 processor  |
| AAC = | Intel® Celeron® dual-core processor E1000 series  |
| AAD = | Intel® Core™2 Extreme processor QX9775  |
| AAE = | Intel® Atom™ processor Z5xx series  |
| AAF = | Intel® Atom™ processor 200 series   |
| AAG = | Intel® Atom™ processor N series   |
| AAH = | Intel® Atom™ processor 300 series   |
| AAI = | Intel® Xeon® processor 7400 series  |
| AAJ = | Intel® Core™ i7-900 desktop processor Extreme Edition series and Intel® Core™ i7-900 desktop processor series     |
| AAK = | Intel® Xeon® processor 5500 series  |
| AAL = | Intel® Pentium® dual-core processor E5000 series  |
| AAN = | Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950                          |
| AAO = | Intel® Xeon® processor 3400 series  |
| AAP = | Intel® Core™ i7-900 mobile processor Extreme Edition series, Intel Core i7-800 and i7-700 mobile processor series |
| AAT = | Intel® Core™ i7-600, i5-500, i5-400 and i3-300 mobile processor series  |
| AAU = | Intel® Core™ i5-600, i3-500 desktop processor series and Intel® Pentium® Processor G6950                          |



## Errata (Sheet 1 of 4)

| Number | Steppings |     | Status | ERRATA   |
|--------|-----------|-----|--------|--|
|        | C-2       | K-0 |        |  |
| AAU1   | X         | X   | No Fix | The Processor May Report a #TS Instead of a #GP Fault  |
| AAU2   | X         | X   | No Fix | REP MOVSB/STOSB Executing with Fast Strings Enabled and Crossing Page Boundaries with Inconsistent Memory Types may use an Incorrect Data Size or Lead to Memory-Ordering Violations |
| AAU3   | X         | X   | No Fix | Code Segment Limit/Canonical Faults on RSM May Be Serviced before Higher Priority Interrupts/Exceptions and May Push the Wrong Address onto the Stack                                |
| AAU4   | X         | X   | No Fix | Performance Monitor SSE Retired Instructions May Return Incorrect Values   |
| AAU5   | X         | X   | No Fix | Premature Execution of a Load Operation Prior to Exception Handler Invocation  |
| AAU6   | X         | X   | No Fix | MOV To/From Debug Registers Causes Debug Exception   |
| AAU7   | X         | X   | No Fix | Incorrect Address Computed for Last Byte of FXSAVE/FXRSTOR Image Leads to Partial Memory Update  |
| AAU8   | X         | X   | No Fix | Values for LBR/BTS/BTM Will Be Incorrect after an Exit from SMM  |
| AAU9   | X         | X   | No Fix | Single Step Interrupts with Floating Point Exception Pending May Be Mishandled   |
| AAU10  | X         | X   | No Fix | Fault on ENTER Instruction May Result in Unexpected Values on Stack Frame  |
| AAU11  | X         | X   | No Fix | IRET under Certain Conditions May Cause an Unexpected Alignment Check Exception  |
| AAU12  | X         | X   | No Fix | General Protection Fault (#GP) for Instructions Greater than 15 Bytes May be Preempted   |
| AAU13  | X         | X   | No Fix | General Protection (#GP) Fault May Not Be Signaled on Data Segment Limit Violation above 4-G Limit   |
| AAU14  | X         | X   | No Fix | LBR, BTS, BTM May Report a Wrong Address when an Exception/Interrupt Occurs in 64-bit Mode   |
| AAU15  | X         | X   | No Fix | MCI_Status Overflow Bit May Be Incorrectly Set on a Single Instance of a DTLB Error  |
| AAU16  | X         | X   | No Fix | Debug Exception Flags DR6.B0-B3 Flags May be Incorrect for Disabled Breakpoints  |
| AAU17  | X         | X   | No Fix | MONITOR or CLFLUSH on the Local XAPIC's Address Space Results in Hang  |
| AAU18  | X         | X   | No Fix | Corruption of CS Segment Register During RSM While Transitioning From Real Mode to Protected Mode  |
| AAU19  | X         | X   | No Fix | Performance Monitoring Events for Read Miss to Level 3 Cache Fill Occupancy Counter may be Incorrect   |
| AAU20  | X         | X   | No Fix | A VM Exit on MWAIT May Incorrectly Report the Monitoring Hardware as Armed   |
| AAU21  | X         | X   | No Fix | Performance Monitor Event SEGMENT_REG_LOADS Counts Inaccurately  |
| AAU22  | X         | X   | No Fix | #GP on Segment Selector Descriptor that Straddles Canonical Boundary May Not Provide Correct Exception Error Code  |
| AAU23  | X         | X   | No Fix | Improper Parity Error Signaled in the IQ Following Reset When a Code Breakpoint is Set on a #GP Instruction  |
| AAU24  | X         | X   | No Fix | An Enabled Debug Breakpoint or Single Step Trap May Be Taken after MOV SS/POP SS Instruction if it is Followed by an Instruction That Signals a Floating Point Exception             |
| AAU25  | X         | X   | No Fix | IA32_MPERF Counter Stops Counting During On-Demand TM1   |



## Errata (Sheet 2 of 4)

| Number | Steppings |     | Status | ERRATA  |
|--------|-----------|-----|--------|---|
|        | C-2       | K-0 |        |   |
| AAU26  | X         | X   | No Fix | Synchronous Reset of IA32_APERF/IA32_MPERF Counters on Overflow Does Not Work   |
| AAU27  | X         | X   | No Fix | Disabling Thermal Monitor While Processor is Hot, Then Re-enabling, May Result in Stuck Core Operating Ratio          |
| AAU28  | X         | X   | No Fix | Writing the Local Vector Table (LVT) when an Interrupt is Pending May Cause an Unexpected Interrupt                   |
| AAU29  | X         | X   | No Fix | xAPIC Timer May Decrement Too Quickly Following an Automatic Reload While in Periodic Mode                            |
| AAU30  | X         | X   | No Fix | Reported Memory Type May Not Be Used to Access the VMCS and Referenced Data Structures                                |
| AAU31  | X         | X   | No Fix | Changing the Memory Type for an In-Use Page Translation May Lead to Memory-Ordering Violations                        |
| AAU32  | X         | X   | No Fix | Critical ISOCH Traffic May Cause Unpredictable System Behavior When Write Major Mode Enabled                          |
| AAU33  | X         |     | Fixed  | Delivery of Certain Events Immediately Following a VM Exit May Push a Corrupted RIP onto the Stack                    |
| AAU34  | X         | X   | No Fix | Infinite Stream of Interrupts May Occur if an ExtINT Delivery Mode Interrupt is Received while All Cores in C6        |
| AAU35  | X         | X   | No Fix | Two xAPIC Timer Event Interrupts May Unexpectedly Occur   |
| AAU36  | X         | X   | No Fix | EOI Transaction May Not be Sent if Software Enters Core C6 During an Interrupt Service Routine                        |
| AAU37  | X         | X   | No Fix | FREEZE_WHILE_SMM Does Not Prevent Event From Pending PEBS During SMM  |
| AAU38  | X         | X   | No Fix | APIC Error "Received Illegal Vector" May be Lost  |
| AAU39  | X         | X   | No Fix | DR6 May Contain Incorrect Information When the First Instruction After a MOV SS,r/m or POP SS is a Store              |
| AAU40  | X         | X   | No Fix | An Uncorrectable Error Logged in IA32_CR_MC2_STATUS May Also Result in a System Hang                                  |
| AAU41  | X         | X   | No Fix | IA32_PERF_GLOBAL_CTRL MSR May Be Incorrectly Initialized  |
| AAU42  | X         | X   | No Fix | Performance Monitor Counter INST_RETIRED.STORES May Count Higher than Expected  |
| AAU43  | X         | X   | No Fix | Sleeping Cores May Not be Woken Up on Logical Cluster Mode Broadcast IPI Using Destination Field Instead of Shorthand |
| AAU44  | X         | X   | No Fix | Faulting Executions of FXRSTOR May Update State Inconsistently  |
| AAU45  | X         | X   | No Fix | Performance Monitor Event EPT.EPDPE_MISS May be Counted While EPT is Disable  |
| AAU46  | X         | X   | No Fix | Memory Aliasing of Code Pages May Cause Unpredictable System Behavior   |
| AAU47  | X         | X   | No Fix | Performance Monitor Counters May Count Incorrectly  |
| AAU48  | X         | X   | No Fix | Performance Monitor Event Offcore_response_0 (B7H) Does Not Count NT Stores to Local DRAM Correctly                   |
| AAU49  | X         | X   | No Fix | EFLAGS Discrepancy on Page Faults and on EPT-Induced VM Exits after a Translation Change                              |
| AAU50  | X         | X   | No Fix | Back to Back Uncorrected Machine Check Errors May Overwrite IA32_MC3_STATUS.MSCOD                                     |



## Errata (Sheet 3 of 4)

| Number | Steppings |     | Status | ERRATA   |
|--------|-----------|-----|--------|--|
|        | C-2       | K-0 |        |  |
| AAU51  | X         | X   | No Fix | Corrected Errors With a Yellow Error Indication May be Overwritten by Other Corrected Errors   |
| AAU52  | X         | X   | No Fix | Performance Monitor Events DCACHE_CACHE_LD and DCACHE_CACHE_ST May Overcount   |
| AAU53  | X         | X   | No Fix | Rapid Core C3/C6 Transitions May Cause Unpredictable System Behavior   |
| AAU54  | X         | X   | No Fix | APIC Timer CCR May Report 0 in Periodic Mode   |
| AAU55  | X         | X   | No Fix | Performance Monitor Events INSTR_RETIRED and MEM_INST_RETIRED May Count Inaccurately   |
| AAU56  | X         | X   | No Fix | A Page Fault May Not be Generated When the PS bit is set to "1" in a PML4E or PDPTE  |
| AAU57  | X         | X   | No Fix | BIST Results May be Additionally Reported After a GETSEC[WAKEUP] or INIT-SIPI Sequence   |
| AAU58  | X         | X   | No Fix | Pending x87 FPU Exceptions (#MF) May be Signaled Earlier Than Expected   |
| AAU59  | X         | X   | No Fix | VM Exits Due to "NMI-Window Exiting" May Be Delayed by One Instruction   |
| AAU60  | X         | X   | No Fix | The Memory Controller tTHROT_OPREF Timings May be Violated During Self Refresh Entry   |
| AAU61  | X         | X   | No Fix | VM Exits Due to EPT Violations Do Not Record Information About Pre-IRET NMI Blocking   |
| AAU62  | X         | X   | No Fix | Multiple Performance Monitor Interrupts are Possible on Overflow of IA32_FIXED_CTR2  |
| AAU63  | X         | X   | No Fix | LBRs May Not be Initialized During Power-On Reset of the Processor   |
| AAU64  | X         | X   | No Fix | LBR, BTM or BTS Records May have Incorrect Branch From Information After an EIST Transition, T-states, C1E, or Adaptive Thermal Throttling |
| AAU65  | X         | X   | No Fix | VMX-Preemption Timer Does Not Count Down at the Rate Specified   |
| AAU66  | X         | X   | No Fix | Multiple Performance Monitor Interrupts are Possible on Overflow of Fixed Counter 0  |
| AAU67  | X         | X   | No Fix | VM Exits Due to LIDT/LGDT/SIDT/SGDT Do Not Report Correct Operand Size   |
| AAU68  | X         | X   | No Fix | Performance Monitoring Events STORE_BLOCKS.NOT_STA and STORE_BLOCKS.STA May Not Count Events Correctly                                     |
| AAU69  | X         | X   | No Fix | Storage of PEBS Record Delayed Following Execution of MOV SS or STI  |
| AAU70  | X         | X   | No Fix | Performance Monitoring Event FP_MMX_TRANS_TO_MMX May Not Count Some Transitions  |
| AAU71  | X         | X   | No Fix | INVLPG Following INVEPT or INVVPID May Fail to Flush All Translations for a Large Page   |
| AAU72  | X         | X   | No Fix | Logical Processor May Use Incorrect VPID after VM Entry That Returns From SMM  |
| AAU73  | X         | X   | No Fix | The Memory Controller May Hang Due to Uncorrectable ECC Errors or Parity Errors Occurring on Both Channels in Mirror Channel Mode          |
| AAU74  | X         | X   | No Fix | MSR_TURBO_RATIO_LIMIT MSR May Return Intel® Turbo Boost Technology Core Ratio Multipliers for Non-Existent Core Configurations             |
| AAU75  | X         |     | Fixed  | Internal Parity Error May Be Incorrectly Signaled during C6 Exit   |
| AAU76  | X         | X   | No Fix | PMIs during Core C6 Transitions May Cause the System to Hang   |



## Errata (Sheet 4 of 4)


| Number | Steppings |     | Status   | ERRATA   |
|--------|-----------|-----|----------|--|
|        | C-2       | K-0 |          |  |
| AAU77  | X         | X   | No Fix   | 2MB Page Split Lock Accesses Combined With Complex Internal Events May Cause Unpredictable System Behavior   |
| AAU78  | X         | X   | No Fix   | If the APIC timer Divide Configuration Register (Offset 03E0H) is written at the same time that the APIC timer Current Count Register (Offset 0390H) reads 1H, it is possible that the APIC timer will deliver two interrupts. |
| AAU79  | X         |     | Fixed    | TXT.PUBLIC.KEY is Not Reliable   |
| AAU80  | X         |     | Fixed    | 8259 Virtual Wire B Mode Interrupt May Be Dropped When it Collides With Interrupt Acknowledge Cycle From the Preceding Interrupt   |
| AAU82  | X         | X   | No Fix   | The APIC Timer Current Count Register May Prematurely Read 0x0 While the Timer is Still Running  |
| AAU83  | X         | X   | No Fix   | Secondary PCIe Port May Not Train After A Warm Reset   |
| AAU84  | X         | X   | No Fix   | The PECI Bus May Be Tri-stated after System Reset  |
| AAU85  | X         | X   | No Fix   | The Combination of a Page-Split Lock Access And Data Accesses That Are Split Across Cacheline Boundaries May Lead to Processor Livelock  |
| AAU86  | X         | X   | No Fix   | Processor Hangs on Package C6 State Exit   |
| AAU87  | X         | X   | No Fix   | A Synchronous SMI May be Delayed   |
| AAU88  | X         | X   | No Fix   | FP Data Operand Pointer May Be Incorrectly Calculated After an FP Access Which Wraps a 4-Gbyte Boundary in Code That Uses 32-Bit Address Size in 64-bit Mode   |
| AAU89  | X         | X   | Plan Fix | PCI Express x16 Port Links May Fail to Dynamically Switch From 5.0GT/s to 2.5GT/s  |
| AAU90  | X         | X   | No Fix   | PCI Express Cards May Not Train to x16 Link Width  |
| AAU91  | X         | X   | No Fix   | Unexpected Graphics VID Transition During Warm Reset May Cause the System to Hang  |
| AAU92  | X         | X   | No Fix   | IO_SMI Indication in SMRAM State Save Area May Be Lost   |
| AAU93  | X         |     | Fixed    | VM Entry to 64-Bit Mode May Fail if Bits 48 And 47 of Guest RIP Are Different  |
| AAU94  | X         |     | Fixed    | VM Entry Loading an Unusable SS Might Not Set SS.B to 1  |
| AAU95  | X         |     | Fixed    | FSW May Be Corrupted If an x87 Store Instruction Causes a Page Fault in VMX Non-Root Operation   |
| AAU96  | X         | X   | No Fix   | Under Certain Low Temperature Conditions, Some Uncore Performance Monitoring Events May Report Incorrect Results   |
| AAU97  | X         | X   | No Fix   | CKE May go Low Within tRFC(min) After a PD Exit  |

## Specification Changes

| Number | SPECIFICATION CHANGES                                |
|--------|--|
|        | None for this revision of this specification update. |


## Specification Clarifications

| Number | SPECIFICATION CLARIFICATIONS                         |
|--------|--|
|        | None for this revision of this specification update. |



## Documentation Changes

| Number | DOCUMENTATION CHANGES                                |
|--------|--|
|        | None for this revision of this specification update. |



# Identification Information

## Component Identification using Programming Interface

The Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 stepping can be identified by the following register contents:

| Reserved | Extended Family <sup>1</sup> | Extended Model <sup>2</sup> | Reserved | Processor Type <sup>3</sup> | Family Code <sup>4</sup> | Model Number <sup>5</sup> | Stepping ID <sup>6</sup> |
|----------|------------------------------|-----------------------------|----------|-----------------------------|--------------------------|---------------------------|--------------------------|
| 31:28    | 27:20                        | 19:16                       | 15:14    | 13:12                       | 11:8                     | 7:4                       | 3:0                      |
|          | 00000000b                    | 0010b                       |          | 00b                         | 0110                     | 0101b                     | xxxxb                    |

**Note:**

1. The Extended Family, bits [27:20] are used in conjunction with the Family Code, specified in bits [11:8], to indicate whether the processor belongs to the Intel386, Intel486, Pentium, Pentium Pro, Pentium 4, or Intel® Core™ processor family.
2. The Extended Model, bits [19:16] in conjunction with the Model Number, specified in bits [7:4], are used to identify the model of the processor within the processor's family.
3. The Processor Type, specified in bits [13:12] indicates whether the processor is an original OEM processor, an OverDrive processor, or a dual processor (capable of being used in a dual processor system).
4. The Family Code corresponds to bits [11:8] of the EDX register after RESET, bits [11:8] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the generation field of the Device ID register accessible through Boundary Scan.
5. The Model Number corresponds to bits [7:4] of the EDX register after RESET, bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the model field of the Device ID register accessible through Boundary Scan.
6. The Stepping ID in bits [3:0] indicates the revision number of that model. See [Table 1](#) for the processor stepping ID number in the CPUID information.

When EAX is initialized to a value of '1', the CPUID instruction returns the *Extended Family, Extended Model, Processor Type, Family Code, Model Number and Stepping ID* value in the EAX register. Note that the EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register.

Cache and TLB descriptor parameters are provided in the EAX, EBX, ECX and EDX registers after the CPUID instruction is executed with a 2 in the EAX register.

The Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 can be identified by the following register contents:

| Stepping | Vendor ID <sup>1</sup> | Device ID <sup>2</sup> | Revision ID <sup>3</sup> |
|----------|------------------------|------------------------|--------------------------|
| C-2      | 8086h                  | 0040h                  | 12h                      |
| K-0      | 8086h                  | 0040h                  | 18h                      |

**Notes:**


1. The Vendor ID corresponds to bits 15:0 of the Vendor ID Register located at offset 00–01h in the PCI function 0 configuration space.
2. The Device ID corresponds to bits 15:0 of the Device ID Register located at Device 0 offset 02–03h in the PCI function 0 configuration space.
3. The Revision Number corresponds to bits 7:0 of the Revision ID Register located at offset 08h in the PCI function 0 configuration space.



## Component Marking Information

The processor stepping can be identified by the following component markings.

**Figure 1. Processor Production Top-side Markings (Example)**



**Table 1. Processor Identification (Sheet 1 of 2)**

| S-Spec Number | Processor Number | Stepping | Processor Signature | Core Frequency (GHz) / DDR3 (MHz) / Integrated Graphics Frequency | Max Intel® Turbo Boost Technology Frequency (GHz) <sup>2</sup> | Shared L3 Cache Size (MB) | Notes                   |
|---------------|------------------|----------|---------------------|---|--|---------------------------|-------------------------|
| SLBTM         | i5-680           | K-0      | 20655h              | 3.60 / 1333 / 733   | 2 core: 3.73<br>1 core: 3.86                                   | 4                         | 1, 3, 4, 5, 6, 7, 8, 10 |
| SLBLT         | i5-670           | C-2      | 20652h              | 3.46 / 1333 / 733   | 2 core: 3.60<br>1 core: 3.73                                   | 4                         | 1, 3, 4, 5, 6, 7, 8, 10 |
| SLBNE         | i5-661           | C-2      | 20652h              | 3.33 / 1333 / 900   | 2 core: 3.46<br>1 core: 3.60                                   | 4                         | 3, 5, 7, 8, 9, 10       |
| SLBLV         | i5-660           | C-2      | 20652h              | 3.33 / 1333 / 733   | 2 core: 3.46<br>1 core: 3.60                                   | 4                         | 1, 3, 4, 5, 6, 7, 8, 10 |
| SLBXL         | i5-655K          | K-0      | 20655h              | 3.20 / 1333 / 733   | 2 core: 3.33<br>1 core: 3.46                                   | 4                         | 1, 3, 4, 5, 6, 7, 8, 10 |
| SLBLK         | i5-650           | C-2      | 20652h              | 3.20 / 1333 / 733   | 2 core: 3.33<br>1 core: 3.46                                   | 4                         | 1, 3, 4, 5, 6, 7, 8, 10 |
| SLBUD         | i3-550           | K-0      | 20655h              | 3.20 / 1333 / 733   | N/A  | 4                         | 1, 3, 5, 8, 10          |
| SLBMQ         | i3-540           | C-2      | 20652h              | 3.06 / 1333 / 733   | N/A  | 4                         | 1, 3, 5, 8, 10          |



**Table 1. Processor Identification (Sheet 2 of 2)**

| S-Spec Number | Processor Number | Stepping | Processor Signature | Core Frequency (GHz) / DDR3 (MHz) / Integrated Graphics Frequency | Max Intel® Turbo Boost Technology Frequency (GHz) <sup>2</sup> | Shared L3 Cache Size (MB) | Notes          |
|---------------|------------------|----------|---------------------|---|--|---------------------------|----------------|
| SLBLR         | i3-530           | C-2      | 20652h              | 2.93 / 1333 / 733   | N/A  | 4                         | 1, 3, 5, 8, 10 |
| SLBMS         | G6950            | C-2      | 20652h              | 2.80 / 1066 / 533   | N/A  | 3                         | 1, 5, 10       |

**Notes:**

1. This processor has TDP of 73 W.
2. This column indicates maximum Intel® Turbo Boost Technology frequency (GHz) for 2 or 1 cores active respectively.
3. Intel® Hyper-Threading Technology enabled.
4. Intel® Trusted Execution Technology (Intel® TXT) enabled.
5. Intel® Virtualization Technology for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-x) enabled.
6. Intel® Virtualization Technology for Directed I/O (Intel® VT-d) enabled.
7. Intel® AES-NI enabled.
8. Intel SSE4.1 and SSE4.2 enabled.
9. This processor has TDP of 87 W.
10. The core frequency reported in the processor brand string is rounded to 2 decimal digits. (For example, core frequency of 3.4666, repeating 6, is reported as @3.47 in brand string. Core frequency of 3.3333, is reported as @3.33 in brand string.)



# Errata

---

## **AAU1. The Processor May Report a #TS Instead of a #GP Fault**

**Problem:** A jump to a busy TSS (Task-State Segment) may cause a #TS (invalid TSS exception) instead of a #GP fault (general protection exception).

**Implication:** Operation systems that access a busy TSS may get invalid TSS fault instead of a #GP fault. Intel has not observed this erratum with any commercially available software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

## **AAU2. REP MOVSB/STOSB Executing with Fast Strings Enabled and Crossing Page Boundaries with Inconsistent Memory Types may use an Incorrect Data Size or Lead to Memory-Ordering Violations**

**Problem:** Under certain conditions as described in the Software Developers Manual section "Out-of-Order Stores For String Operations in Pentium 4, Intel Xeon, and P6 Family Processors" the processor performs REP MOVSB or REP STOSB as fast strings. Due to this erratum fast string REP MOVSB/REP STOSB instructions that cross page boundaries from WB/WC memory types to UC/WP/WT memory types, may start using an incorrect data size or may observe memory ordering violations.

**Implication:** Upon crossing the page boundary the following may occur, dependent on the new page memory type:

- UC the data size of each write will now always be 8 bytes, as opposed to the original data size.
- WP the data size of each write will now always be 8 bytes, as opposed to the original data size and there may be a memory ordering violation.
- WT there may be a memory ordering violation.

**Workaround:** Software should avoid crossing page boundaries from WB or WC memory type to UC, WP or WT memory type within a single REP MOVSB or REP STOSB instruction that will execute with fast strings enabled.

**Status:** For the steppings affected, see the Summary Tables of Changes.



### **AAU3. Code Segment Limit/Canonical Faults on RSM May Be Serviced before Higher Priority Interrupts/Exceptions and May Push the Wrong Address onto the Stack**

**Problem:** Normally, when the processor encounters a Segment Limit or Canonical Fault due to code execution, a #GP (General Protection Exception) fault is generated after all higher priority Interrupts and exceptions are serviced. Due to this erratum, if RSM (Resume from System Management Mode) returns to execution flow that results in a Code Segment Limit or Canonical Fault, the #GP fault may be serviced before a higher priority Interrupt or Exception (e.g., NMI (Non-Maskable Interrupt), Debug break(#DB), Machine Check (#MC), etc.). If the RSM attempts to return to a non-canonical address, the address pushed onto the stack for this #GP fault may not match the non-canonical address that caused the fault.

**Implication:** Operating systems may observe a #GP fault being serviced before higher priority Interrupts and Exceptions. Intel has not observed this erratum on any commercially-available software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

### **AAU4. Performance Monitor SSE Retired Instructions May Return Incorrect Values**

**Problem:** Performance Monitoring counter SIMD\_INST\_RETIRED (Event: C7H) is used to track retired SSE instructions. Due to this erratum, the processor may also count other types of instructions resulting in higher than expected values.

**Implication:** Performance Monitoring counter SIMD\_INST\_RETIRED may report count higher than expected.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

### **AAU5. Premature Execution of a Load Operation Prior to Exception Handler Invocation**

**Problem:** If any of the below circumstances occur, it is possible that the load portion of the instruction will have executed before the exception handler is entered.

- If an instruction that performs a memory load causes a code segment limit violation.
- If a waiting X87 floating-point (FP) instruction or MMX™ technology (MMX) instruction that performs a memory load has a floating-point exception pending.
- If an MMX or SSE/SSE2/SSE3/SSSE3 extensions (SSE) instruction that performs a memory load and has either CR0.EM=1 (Emulation bit set), or a floating-point Top-of-Stack (FP TOS) not equal to 0, or a DNA exception pending.

**Implication:** In normal code execution where the target of the load operation is to write back memory there is no impact from the load being prematurely executed, or from the restart and subsequent re-execution of that instruction by the exception handler. If the target of the load is to uncached memory that has a system side-effect, restarting the instruction may cause unexpected system behavior due to the repetition of the side-effect. Particularly, while CR0.TS [bit 3] is set, a MOVD/MOVQ with MMX/XMM register operands may issue a memory load before getting the DNA exception.

**Workaround:** Code which performs loads from memory that has side-effects can effectively workaround this behavior by using simple integer-based load instructions when accessing side-effect memory and by ensuring that all code is written such that a code segment limit violation cannot occur as a part of reading from side-effect memory.

**Status:** For the steppings affected, see the Summary Tables of Changes.



#### **AAU6. MOV To/From Debug Registers Causes Debug Exception**

- Problem:** When in V86 mode, if a MOV instruction is executed to/from a debug registers, a general-protection exception (#GP) should be generated. However, in the case when the general detect enable flag (GD) bit is set, the observed behavior is that a debug exception (#DB) is generated instead.
- Implication:** With debug-register protection enabled (i.e., the GD bit set), when attempting to execute a MOV on debug registers in V86 mode, a debug exception will be generated instead of the expected general-protection fault.
- Workaround:** In general, operating systems do not set the GD bit when they are in V86 mode. The GD bit is generally set and used by debuggers. The debug exception handler should check that the exception did not occur in V86 mode before continuing. If the exception did occur in V86 mode, the exception may be directed to the general-protection exception handler.
- Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU7. Incorrect Address Computed for Last Byte of FXSAVE/FXRSTOR Image Leads to Partial Memory Update**

- Problem:** A partial memory state save of the 512-byte FXSAVE image or a partial memory state restore of the FXRSTOR image may occur if a memory address exceeds the 64KB limit while the processor is operating in 16-bit mode or if a memory address exceeds the 4GB limit while the processor is operating in 32-bit mode.
- Implication:** FXSAVE/FXRSTOR will incur a #GP fault due to the memory limit violation as expected but the memory state may be only partially saved or restored.
- Workaround:** Software should avoid memory accesses that wrap around the respective 16-bit and 32-bit mode memory limits.
- Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU8. Values for LBR/BTS/BTM Will Be Incorrect after an Exit from SMM**

- Problem:** After a return from SMM (System Management Mode), the CPU will incorrectly update the LBR (Last Branch Record) and the BTS (Branch Trace Store), hence rendering their data invalid. The corresponding data if sent out as a BTM on the system bus will also be incorrect.
- Problem:** Note: This issue would only occur when one of the 3 above mentioned debug support facilities are used.
- Implication:** The value of the LBR, BTS, and BTM immediately after an RSM operation should not be used.
- Workaround:** None identified.
- Status:** For the steppings affected, see the Summary Tables of Changes.



#### **AAU9. Single Step Interrupts with Floating Point Exception Pending May Be Mishandled**

**Problem:** In certain circumstances, when a floating point exception (#MF) is pending during single-step execution, processing of the single-step debug exception (#DB) may be mishandled.

**Implication:** When this erratum occurs, #DB will be incorrectly handled as follows:

- #DB is signaled before the pending higher priority #MF (Interrupt 16)
- #DB is generated twice on the same instruction

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU10. Fault on ENTER Instruction May Result in Unexpected Values on Stack Frame**

**Problem:** The ENTER instruction is used to create a procedure stack frame. Due to this erratum, if execution of the ENTER instruction results in a fault, the dynamic storage area of the resultant stack frame may contain unexpected values (i.e., residual stack data as a result of processing the fault).

**Implication:** Data in the created stack frame may be altered following a fault on the ENTER instruction. Refer to "Procedure Calls For Block-Structured Languages" in IA-32 Intel® Architecture Software Developer's Manual, Vol. 1, Basic Architecture, for information on the usage of the ENTER instructions. This erratum is not expected to occur in Ring 3. Faults are usually processed in Ring 0 and stack switch occurs when transferring to Ring 0. Intel has not observed this erratum on any commercially-available software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.


#### **AAU11. IRET under Certain Conditions May Cause an Unexpected Alignment Check Exception**

**Problem:** In IA-32e mode, it is possible to get an Alignment Check Exception (#AC) on the IRET instruction even though alignment checks were disabled at the start of the IRET. This can only occur if the IRET instruction is returning from CPL3 code to CPL3 code. IRETs from CPL0/1/2 are not affected. This erratum can occur if the EFLAGS value on the stack has the AC flag set, and the interrupt handler's stack is misaligned. In IA-32e mode, RSP is aligned to a 16-byte boundary before pushing the stack frame.

**Implication:** In IA-32e mode, under the conditions given above, an IRET can get a #AC even if alignment checks are disabled at the start of the IRET. This erratum can only be observed with a software generated stack frame.

**Workaround:** Software should not generate misaligned stack frames for use with IRET.

**Status:** For the steppings affected, see the Summary Tables of Changes.



#### **AAU12. General Protection Fault (#GP) for Instructions Greater than 15 Bytes May be Preempted**

**Problem:** When the processor encounters an instruction that is greater than 15 bytes in length, a #GP is signaled when the instruction is decoded. Under some circumstances, the #GP fault may be preempted by another lower priority fault (e.g., Page Fault (#PF)). However, if the preempting lower priority faults are resolved by the operating system and the instruction retried, a #GP fault will occur.

**Implication:** Software may observe a lower-priority fault occurring before or in lieu of a #GP fault. Instructions of greater than 15 bytes in length can only occur if redundant prefixes are placed before the instruction.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU13. General Protection (#GP) Fault May Not Be Signaled on Data Segment Limit Violation above 4-G Limit**

**Problem:** In 32-bit mode, memory accesses to flat data segments (base = 00000000h) that occur above the 4-G limit (0ffffffffh) may not signal a #GP fault.

**Implication:** When such memory accesses occur in 32-bit mode, the system may not issue a #GP fault.

**Workaround:** Software should ensure that memory accesses in 32-bit mode do not occur above the 4-G limit (0xffffffffh).

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU14. LBR, BTS, BTM May Report a Wrong Address when an Exception/Interrupt Occurs in 64-bit Mode**

**Problem:** An exception/interrupt event should be transparent to the LBR (Last Branch Record), BTS (Branch Trace Store) and BTM (Branch Trace Message) mechanisms. However, during a specific boundary condition where the exception/interrupt occurs right after the execution of an instruction at the lower canonical boundary (0x00007FFFFFFFFF) in 64-bit mode, the LBR return registers will save a wrong return address with Bits 63 to 48 incorrectly sign extended to all 1's. Subsequent BTS and BTM operations which report the LBR will also be incorrect.

**Implication:** LBR, BTS and BTM may report incorrect information in the event of an exception/interrupt.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU15. MCI\_Status Overflow Bit May Be Incorrectly Set on a Single Instance of a DTLB Error**

**Problem:** A single Data Translation Look Aside Buffer (DTLB) error can incorrectly set the Overflow (bit [62]) in the MCI\_Status register. A DTLB error is indicated by MCA error code (bits [15:0]) appearing as binary value, 000x 0000 0001 0100, in the MCI\_Status register.

**Implication:** Due to this erratum, the Overflow bit in the MCI\_Status register may not be an accurate indication of multiple occurrences of DTLB errors. There is no other impact to normal processor functionality.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.



**AAU16.      Debug Exception Flags DR6.B0-B3 Flags May be Incorrect for Disabled Breakpoints**

**Problem:** When a debug exception is signaled on a load that crosses cache lines with data forwarded from a store and whose corresponding breakpoint enable flags are disabled (DR7.G0-G3 and DR7.L0-L3), the DR6.B0-B3 flags may be incorrect.

**Implication:** The debug exception DR6.B0-B3 flags may be incorrect for the load if the corresponding breakpoint enable flag in DR7 is disabled.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU17.      MONITOR or CLFLUSH on the Local xAPIC's Address Space Results in Hang**

**Problem:** If the target linear address range for a MONITOR or CLFLUSH is mapped to the local xAPIC's address space, the processor will hang.

**Implication:** When this erratum occurs, the processor will hang. The local xAPIC's address space must be uncached. The MONITOR instruction only functions correctly if the specified linear address range is of the type write-back. CLFLUSH flushes data from the cache. Intel has not observed this erratum with any commercially-available software.

**Workaround:** Do not execute MONITOR or CLFLUSH instructions on the local xAPIC address space.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU18.      Corruption of CS Segment Register During RSM While Transitioning From Real Mode to Protected Mode**

**Problem:** During the transition from real mode to protected mode, if an SMI (System Management Interrupt) occurs between the MOV to CR0 that sets PE (Protection Enable, bit 0) and the first FAR JMP, the subsequent RSM (Resume from System Management Mode) may cause the lower two bits of CS segment register to be corrupted.

**Implication:** The corruption of the bottom two bits of the CS segment register will have no impact unless software explicitly examines the CS segment register between enabling protected mode and the first FAR JMP. Intel® 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide, Part 1, in the section titled "Switching to Protected Mode" recommends the FAR JMP immediately follows the write to CR0 to enable protected mode. Intel has not observed this erratum with any commercially-available software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU19.      Performance Monitoring Events for Read Miss to Level 3 Cache Fill Occupancy Counter may be Incorrect**

**Problem:** Whenever an Level 3 cache fill conflicts with another request's address, the miss to fill occupancy counter, UNC\_GQ\_ALLOC.RT\_LLC\_MISS (Event 02H), will provide erroneous results.

**Implication:** The Performance Monitoring UNC\_GQ\_ALLOC.RT\_LLC\_MISS event may count a value higher than expected. The extent to which the value is higher than expected is determined by the frequency of the L3 address conflict.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.





**AAU20. A VM Exit on MWAIT May Incorrectly Report the Monitoring Hardware as Armed**

**Problem:** A processor write to the address range armed by the MONITOR instruction may not immediately trigger the monitoring hardware. Consequently, a VM exit on a later MWAIT may incorrectly report the monitoring hardware as armed, when it should be reported as unarmed due to the write occurring prior to the MWAIT.

**Implication:** If a write to the range armed by the MONITOR instruction occurs between the MONITOR and the MWAIT, the MWAIT instruction may start executing before the monitoring hardware is triggered. If the MWAIT instruction causes a VM exit, this could cause its exit qualification to incorrectly report 0x1. In the recommended usage model for MONITOR/MWAIT, there is no write to the range armed by the MONITOR instruction between the MONITOR and the MWAIT.

**Workaround:** Software should never write to the address range armed by the MONITOR instruction between the MONITOR and the subsequent MWAIT.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU21. Performance Monitor Event SEGMENT\_REG\_LOADS Counts Inaccurately**

**Problem:** The performance monitor event SEGMENT\_REG\_LOADS (Event 06H) counts instructions that load new values into segment registers. The value of the count may be inaccurate.

**Implication:** The performance monitor event SEGMENT\_REG\_LOADS may reflect a count higher or lower than the actual number of events.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU22. #GP on Segment Selector Descriptor that Straddles Canonical Boundary May Not Provide Correct Exception Error Code**

**Problem:** During a #GP (General Protection Exception), the processor pushes an error code on to the exception handler's stack. If the segment selector descriptor straddles the canonical boundary, the error code pushed onto the stack may be incorrect.

**Status:** An incorrect error code may be pushed onto the stack. Intel has not observed this erratum with any commercially-available software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU23. Improper Parity Error Signaled in the IQ Following Reset When a Code Breakpoint is Set on a #GP Instruction**

**Problem:** While coming out of cold reset or exiting from C6, if the processor encounters an instruction longer than 15 bytes (which causes a #GP) and a code breakpoint is enabled on that instruction, an IQ (Instruction Queue) parity error may be incorrectly logged resulting in an MCE (Machine Check Exception).

**Implication:** When this erratum occurs, an MCE may be incorrectly signaled.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.



#### **AAU24. An Enabled Debug Breakpoint or Single Step Trap May Be Taken after MOV SS/POP SS Instruction if it is Followed by an Instruction That Signals a Floating Point Exception**

**Problem:** A MOV SS/POP SS instruction should inhibit all interrupts including debug breakpoints until after execution of the following instruction. This is intended to allow the sequential execution of MOV SS/POP SS and MOV [r/e]SP, [r/e]BP instructions without having an invalid stack during interrupt handling. However, an enabled debug breakpoint or single step trap may be taken after MOV SS/POP SS if this instruction is followed by an instruction that signals a floating point exception rather than a MOV [r/e]SP, [r/e]BP instruction. This results in a debug exception being signaled on an unexpected instruction boundary since the MOV SS/POP SS and the following instruction should be executed atomically.

**Implication:** This can result in incorrect signaling of a debug exception and possibly a mismatched Stack Segment and Stack Pointer. If MOV SS/POP SS is not followed by a MOV [r/e]SP, [r/e]BP, there may be a mismatched Stack Segment and Stack Pointer on any exception. Intel has not observed this erratum with any commercially-available software or system.

**Workaround:** As recommended in the *IA32 Intel® Architecture Software Developer's Manual*, the use of MOV SS/POP SS in conjunction with MOV [r/e]SP, [r/e]BP will avoid the failure since the MOV [r/e]SP, [r/e]BP will not generate a floating point exception. Developers of debug tools should be aware of the potential incorrect debug event signaling created by this erratum.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU25. IA32\_MPERF Counter Stops Counting During On-Demand TM1**

**Problem:** According to the *Intel® 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide*, the ratio of IA32\_MPERF (MSR E7H) to IA32\_APERF (MSR E8H) should reflect actual performance while TM1 or on-demand throttling is activated. Due to this erratum, IA32\_MPERF MSR stops counting while TM1 or on-demand throttling is activated, and the ratio of the two will indicate higher processor performance than actual.

**Implication:** The incorrect ratio of IA32\_APERF/IA32\_MPERF can mislead software P-state (performance state) management algorithms under the conditions described above. It is possible for the Operating System to observe higher processor utilization than actual, which could lead the OS into raising the P-state. During TM1 activation, the OS P-state request is irrelevant and while on-demand throttling is enabled, it is expected that the OS will not be changing the P-state. This erratum should result in no practical implication to software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU26. Synchronous Reset of IA32\_APERF/IA32\_MPERF Counters on Overflow Does Not Work**

**Problem:** When either the IA32\_MPERF or IA32\_APERF MSR (E7H, E8H) increments to its maximum value of 0xFFFF\_FFFF\_FFFF\_FFFF, both MSRs are supposed to synchronously reset to 0x0 on the next clock. This synchronous reset does not work. Instead, both MSRs increment and overflow independently.

**Implication:** Software can not rely on synchronous reset of the IA32\_APERF/IA32\_MPERF registers.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.



**AAU27. Disabling Thermal Monitor While Processor is Hot, Then Re-enabling, May Result in Stuck Core Operating Ratio**

**Problem:** If a processor is at its TCC (Thermal Control Circuit) activation temperature and then Thermal Monitor is disabled by a write to IA32\_MISC\_ENABLES MSR (1A0H) bit [3], a subsequent re-enable of Thermal Monitor will result in an artificial ceiling on the maximum core P-state. The ceiling is based on the core frequency at the time of Thermal Monitor disable. This condition will only correct itself once the processor reaches its TCC activation temperature again.

**Implication:** Since Intel requires that Thermal Monitor be enabled in order to be operating within specification, this erratum should never be seen during normal operation.

**Workaround:** Software should not disable Thermal Monitor during processor operation.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU28. Writing the Local Vector Table (LVT) when an Interrupt is Pending May Cause an Unexpected Interrupt**

**Problem:** If a local interrupt is pending when the LVT entry is written, an interrupt may be taken on the new interrupt vector even if the mask bit is set.

**Implication:** An interrupt may immediately be generated with the new vector when a LVT entry is written, even if the new LVT entry has the mask bit set. If there is no Interrupt Service Routine (ISR) set up for that vector the system will GP fault. If the ISR does not do an End of Interrupt (EOI) the bit for the vector will be left set in the in-service register and mask all interrupts at the same or lower priority.

**Workaround:** Any vector programmed into an LVT entry must have an ISR associated with it, even if that vector was programmed as masked. This ISR routine must do an EOI to clear any unexpected interrupts that may occur. The ISR associated with the spurious vector does not generate an EOI, therefore the spurious vector should not be used when writing the LVT.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU29. xAPIC Timer May Decrement Too Quickly Following an Automatic Reload While in Periodic Mode**

**Problem:** When the xAPIC Timer is automatically reloaded by counting down to zero in periodic mode, the xAPIC Timer may slip in its synchronization with the external clock. The xAPIC timer may be shortened by up to one xAPIC timer tick.

**Implication:** When the xAPIC Timer is automatically reloaded by counting down to zero in periodic mode, the xAPIC Timer may slip in its synchronization with the external clock. The xAPIC timer may be shortened by up to one xAPIC timer tick.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.



### **AAU30. Reported Memory Type May Not Be Used to Access the VMCS and Referenced Data Structures**


- Problem:** Bits 53:50 of the IA32\_VMX\_BASIC MSR report the memory type that the processor uses to access the VMCS and data structures referenced by pointers in the VMCS. Due to this erratum, a VMX access to the VMCS or referenced data structures will instead use the memory type that the MTRRs (memory-type range registers) specify for the physical address of the access.
- Implication:** Bits 53:50 of the IA32\_VMX\_BASIC MSR report that the WB (write-back) memory type will be used but the processor may use a different memory type.
- Workaround:** Software should ensure that the VMCS and referenced data structures are located at physical addresses that are mapped to WB memory type by the MTRRs.
- Status:** For the steppings affected, see the Summary Tables of Changes.

### **AAU31. Changing the Memory Type for an In-Use Page Translation May Lead to Memory-Ordering Violations**

- Problem:** Under complex microarchitectural conditions, if software changes the memory type for data being actively used and shared by multiple threads without the use of semaphores or barriers, software may see load operations execute out of order.
- Implication:** Memory ordering may be violated. Intel has not observed this erratum with any commercially-available software.
- Workaround:** Software should ensure pages are not being actively used before requesting their memory type be changed.
- Status:** For the steppings affected, see the Summary Tables of Changes.

### **AAU32. Critical ISOCH Traffic May Cause Unpredictable System Behavior When Write Major Mode Enabled**

- Problem:** Under a specific set of conditions, critical ISOCH (isochronous) traffic may cause unpredictable system behavior with write major mode enabled.
- Implication:** Due to this erratum unpredictable system behavior may occur.
- Workaround:** Write major mode must be disabled in the BIOS by writing the write major mode threshold value to its maximum value of 1FH in ISOCHEXITTHRESHOLD bits [19:15], ISOCHENTRYTHRESHOLD bits [14:10], WMENTRYTHRESHOLD bits [9:5], and WMEXITTHRESHOLD bits [4:0] of the MC\_CHANNEL\_{0,1,2}\_WAQ\_PARAMS register.
- Status:** For the steppings affected, see the Summary Tables of Changes.



**AAU33. Delivery of Certain Events Immediately Following a VM Exit May Push a Corrupted RIP onto the Stack**

**Problem:** If any of the following events is delivered immediately following a VM exit to 64-bit mode from outside 64-bit mode, bits 63:32 of the RIP value pushed on the stack may be cleared to 0:

- A non-maskable interrupt (NMI);
- A machine-check exception (#MC);
- A page fault (#PF) during instruction fetch; or
- A general-protection exception (#GP) due to an attempt to decode an instruction whose length is greater than 15 bytes.

**Implication:** Unexpected behavior may occur due to the incorrect value of the RIP on the stack. Specifically, return from the event handler via IRET may encounter an unexpected page fault or may begin fetching from an unexpected code address.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU34. Infinite Stream of Interrupts May Occur if an ExtINT Delivery Mode Interrupt is Received while All Cores in C6**

**Problem:** If all logical processors in a core are in C6, an ExtINT delivery mode interrupt is pending in the xAPIC and interrupts are blocked with EFLAGS.IF=0, the interrupt will be processed after C6 wakeup and after interrupts are re-enabled (EFLAGS.IF=1). However, the pending interrupt event will not be cleared.

**Implication:** Due to this erratum, an infinite stream of interrupts will occur on the core servicing the external interrupt. Intel has not observed this erratum with any commercially-available software/system.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU35. Two xAPIC Timer Event Interrupts May Unexpectedly Occur**

**Problem:** If an xAPIC timer event is enabled and while counting down the current count reaches 1 at the same time that the processor thread begins a transition to a low power C-state, the xAPIC may generate two interrupts instead of the expected one when the processor returns to C0.

**Implication:** Due to this erratum, two interrupts may unexpectedly be generated by an xAPIC timer event.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.



#### **AAU36. EOI Transaction May Not be Sent if Software Enters Core C6 During an Interrupt Service Routine**

**Problem:** If core C6 is entered after the start of an interrupt service routine but before a write to the APIC EOI register, the core may not send an EOI transaction (if needed) and further interrupts from the same priority level or lower may be blocked.

**Implication:** EOI transactions and interrupts may be blocked when core C6 is used during interrupt service routines. Intel has not observed this erratum with any commercially-available software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU37. FREEZE\_WHILE\_SMM Does Not Prevent Event From Pending PEBS During SMM**

**Problem:** In general, a PEBS record should be generated on the first count of the event after the counter has overflowed. However, IA32\_DEBUGCTL\_MSR.FREEZE\_WHILE\_SMM (MSR 1D9H, bit [14]) prevents performance counters from counting during SMM (System Management Mode). Due to this erratum, if

1. A performance counter overflowed before an SMI
2. A PEBS record has not yet been generated because another count of the event has not occurred
3. The monitored event occurs during SMM

then a PEBS record will be saved after the next RSM instruction.

When FREEZE\_WHILE\_SMM is set, a PEBS should not be generated until the event occurs outside of SMM.

**Implication:** A PEBS record may be saved after an RSM instruction due to the associated performance counter detecting the monitored event during SMM; even when FREEZE\_WHILE\_SMM is set.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.


#### **AAU38. APIC Error "Received Illegal Vector" May be Lost**

**Problem:** APIC (Advanced Programmable Interrupt Controller) may not update the ESR (Error Status Register) flag Received Illegal Vector bit [6] properly when an illegal vector error is received on the same internal clock that the ESR is being written (as part of the write-read ESR access flow). The corresponding error interrupt will also not be generated for this case.

**Implication:** Due to this erratum, an incoming illegal vector error may not be logged into ESR properly and may not generate an error interrupt.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.



**AAU39. DR6 May Contain Incorrect Information When the First Instruction After a MOV SS,r/m or POP SS is a Store**

**Problem:** Normally, each instruction clears the changes in DR6 (Debug Status Register) caused by the previous instruction. However, the instruction following a MOV SS,r/m (MOV to the stack segment selector) or POP SS (POP stack segment selector) instruction will not clear the changes in DR6 because data breakpoints are not taken immediately after a MOV SS,r/m or POP SS instruction. Due to this erratum, any DR6 changes caused by a MOV SS,r/m or POP SS instruction may be cleared if the following instruction is a store.

**Implication:** When this erratum occurs, incorrect information may exist in DR6. This erratum will not be observed under normal usage of the MOV SS,r/m or POP SS instructions (i.e., following them with an instruction that writes [e/r]SP). When debugging or when developing debuggers, this behavior should be noted.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU40. An Uncorrectable Error Logged in IA32\_CR\_MC2\_STATUS May Also Result in a System Hang**

**Problem:** Uncorrectable errors logged in IA32\_CR\_MC2\_STATUS MSR (409H) may also result in a system hang causing an Internal Timer Error (MCACOD = 0x0400h) to be logged in another machine check bank (IA32\_MCI\_STATUS).

**Implication:** Uncorrectable errors logged in IA32\_CR\_MC2\_STATUS can further cause a system hang and an Internal Timer Error to be logged.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU41. IA32\_PERF\_GLOBAL\_CTRL MSR May Be Incorrectly Initialized**

**Problem:** The IA32\_PERF\_GLOBAL\_CTRL MSR (38FH) bits [34:32] may be incorrectly set to 7H after reset; the correct value should be 0H.

**Implication:** The IA32\_PERF\_GLOBAL\_CTRL MSR bits [34:32] may be incorrect after reset (EN\_FIXED\_CTR{0, 1, 2} may be enabled).

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU42. Performance Monitor Counter INST\_RETIRED.STORES May Count Higher than Expected**

**Problem:** Performance Monitoring counter INST\_RETIRED.STORES (Event: C0H) is used to track retired instructions which contain a store operation. Due to this erratum, the processor may also count other types of instructions including WRMSR and MFENCE.

**Implication:** Performance Monitoring counter INST\_RETIRED.STORES may report counts higher than expected.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.





#### **AAU43. Sleeping Cores May Not be Woken Up on Logical Cluster Mode Broadcast IPI Using Destination Field Instead of Shorthand**

**Problem:** If software sends a logical cluster broadcast IPI using a destination shorthand of 00B (No Shorthand) and writes the cluster portion of the Destination Field of the Interrupt Command Register to all ones while not using all 1s in the mask portion of the Destination Field, target cores in a sleep state that are identified by the mask portion of the Destination Field may not be woken up. This erratum does not occur if the destination shorthand is set to 10B (All Including Self) or 11B (All Excluding Self).

**Implication:** When this erratum occurs, cores which are in a sleep state may not wake up to handle the broadcast IPI. Intel has not observed this erratum with any commercially-available software.

**Workaround:** Use destination shorthand of 10B or 11B to send broadcast IPIs.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU44. Faulting Executions of FXRSTOR May Update State Inconsistently**

**Problem:** The state updated by a faulting FXRSTOR instruction may vary from one execution to another.

**Implication:** Software that relies on x87 state or SSE state following a faulting execution of FXRSTOR may behave inconsistently.

**Workaround:** Software handling a fault on an execution of FXRSTOR can compensate for execution variability by correcting the cause of the fault and executing FXRSTOR again.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU45. Performance Monitor Event EPT.EPDPE\_MISS May be Counted While EPT is Disable**

**Problem:** Performance monitor event EPT.EPDPE\_MISS (Event: 4FH, Umask: 08H) is used to count Page Directory Pointer table misses while EPT (extended page tables) is enabled. Due to this erratum, the processor will count Page Directory Pointer table misses regardless of whether EPT is enabled or not.

**Implication:** Due to this erratum, performance monitor event EPT.EPDPE\_MISS may report counts higher than expected.

**Workaround:** Software should ensure this event is only enabled while in EPT mode.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU46. Memory Aliasing of Code Pages May Cause Unpredictable System Behavior**

**Problem:** The type of memory aliasing contributing to this erratum is the case where two different logical processors have the same code page mapped with two different memory types. Specifically, if one code page is mapped by one logical processor as write-back and by another as uncachable and certain instruction fetch timing conditions occur, the system may experience unpredictable behavior.

**Implication:** If this erratum occurs the system may have unpredictable behavior including a system hang. The aliasing of memory regions, a condition necessary for this erratum to occur, is documented as being unsupported in the *Intel 64 and IA-32 Intel® Architecture Software Developer's Manual*, Volume 3A, in the section titled *Programming the PAT*. Intel has not observed this erratum with any commercially-available software or system.

**Workaround:** Code pages should not be mapped with uncachable and cacheable memory types at the same time.

**Status:** For the steppings affected, see the Summary Tables of Changes.





#### **AAU47. Performance Monitor Counters May Count Incorrectly**

**Problem:** Under certain circumstances, a general purpose performance counter, IA32\_PMC0-4 (C1H - C4H), may count at core frequency or not count at all instead of counting the programmed event.

**Implication:** The Performance Monitor Counter IA32\_PMCx may not properly count the programmed event. Due to the requirements of the workaround there may be an interruption in the counting of a previously programmed event during the programming of a new event.

**Workaround:** Before programming the performance event select registers, IA32\_PERFEVTSELx MSR (186H - 189H), the internal monitoring hardware must be cleared. This is accomplished by first disabling, saving valid events and clearing from the select registers, then programming three event values 0x4300D2, 0x4300B1 and 0x4300B5 into the IA32\_PERFEVTSELx MSRs, and finally continuing with new event programming and restoring previous programming if necessary. Each performance counter, IA32\_PMCx, must have its corresponding IA32\_PERFEVTSELx MSR programmed with at least one of the event values and must be enabled in IA32\_PERF\_GLOBAL\_CTRL MSR (38FH) bits [3:0]. All three values must be written to either the same or different IA32\_PERFEVTSELx MSRs before programming the performance counters. Note that the performance counter will not increment when its IA32\_PERFEVTSELx MSR has a value of 0x4300D2, 0x4300B1 or 0x4300B5 because those values have a zero UMASK field (bits [15:8]).

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU48. Performance Monitor Event Offcore\_response\_0 (B7H) Does Not Count NT Stores to Local DRAM Correctly**

**Problem:** When a IA32\_PERFEVTSELx MSR is programmed to count the Offcore\_response\_0 event (Event:B7H), selections in the OFFCORE\_RSP\_0 MSR (1A6H) determine what is counted. The following two selections do not provide accurate counts when counting NT (Non-Temporal) Stores:

- OFFCORE\_RSP\_0 MSR bit [14] is set to 1 (LOCAL\_DRAM) and bit [7] is set to 1 (OTHER): NT Stores to Local DRAM are not counted when they should have been.
- OFFCORE\_RSP\_0 MSR bit [9] is set to (OTHER\_CORE\_HIT\_SNOOP) and bit [7] is set to 1 (OTHER): NT Stores to Local DRAM are counted when they should not have been.

**Implication:** The counter for the Offcore\_response\_0 event may be incorrect for NT stores.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.



#### **AAU49. EFLAGS Discrepancy on Page Faults and on EPT-Induced VM Exits after a Translation Change**

**Problem:** This erratum is regarding the case where paging structures are modified to change a linear address from writable to non-writable without software performing an appropriate TLB invalidation. When a subsequent access to that address by a specific instruction (ADD, AND, BTC, BTR, BTS, CMPXCHG, DEC, INC, NEG, NOT, OR, ROL/ROR, SAL/SAR/SHL/SHR, SHLD, SHRD, SUB, XOR, and XADD) causes a page fault or an EPT-induced VM exit, the value saved for EFLAGS may incorrectly contain the arithmetic flag values that the EFLAGS register would have held had the instruction completed without fault or VM exit. For page faults, this can occur even if the fault causes a VM exit or if its delivery causes a nested fault.

**Implication:** None identified. Although the EFLAGS value saved by an affected event (a page fault or an EPT-induced VM exit) may contain incorrect arithmetic flag values, Intel has not identified software that is affected by this erratum. This erratum will have no further effects once the original instruction is restarted because the instruction will produce the same results as if it had initially completed without fault or VM exit.

**Workaround:** If the handler of the affected events inspects the arithmetic portion of the saved EFLAGS value, then system software should perform a synchronized paging structure modification and TLB invalidation.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU50. Back to Back Uncorrected Machine Check Errors May Overwrite IA32\_MC3\_STATUS.MSCOD**

**Problem:** When back-to-back uncorrected machine check errors occur that would both be logged in the IA32\_MC3\_STATUS MSR (40CH), the IA32\_MC3\_STATUS.MSCOD (bits [31:16]) field may reflect the status of the most recent error and not the first error. The rest of the IA32\_MC3\_STATUS MSR contains the information from the first error.

**Implication:** Software should not rely on the value of IA32\_MC3\_STATUS.MSCOD if IA32\_MC3\_STATUS.OVER (bit [62]) is set.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU51. Corrected Errors With a Yellow Error Indication May be Overwritten by Other Corrected Errors**

**Problem:** A corrected cache hierarchy data or tag error that is reported with IA32\_MCI\_STATUS.MCACOD (bits [15:0]) with value of 000x\_0001\_xxxx\_xx01 (where x stands for zero or one) and a yellow threshold-based error status indication (bits [54:53] equal to 10B) may be overwritten by a corrected error with a no tracking indication (00B) or green indication (01B).

**Implication:** Corrected errors with a yellow threshold-based error status indication may be overwritten by a corrected error without a yellow indication.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.



#### **AAU52. Performance Monitor Events DCACHE\_CACHE\_LD and DCACHE\_CACHE\_ST May Overcount**

- Problem:** The performance monitor events DCACHE\_CACHE\_LD (Event 40H) and DCACHE\_CACHE\_ST (Event 41H) count cacheable loads and stores that hit the L1 cache. Due to this erratum, in addition to counting the completed loads and stores, the counter will incorrectly count speculative loads and stores that were aborted prior to completion.
- Implication:** The performance monitor events DCACHE\_CACHE\_LD and DCACHE\_CACHE\_ST may reflect a count higher than the actual number of events.
- Workaround:** None identified.
- Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU53. Rapid Core C3/C6 Transitions May Cause Unpredictable System Behavior**

- Problem:** Under a complex set of internal conditions, cores rapidly performing C3/C6 transitions in a system with Intel® Hyper-Threading Technology enabled may cause a machine check error (IA32\_MCI\_STATUS.MCACOD = 0x0106), system hang or unpredictable system behavior.
- Implication:** This erratum may cause a machine check error, system hang or unpredictable system behavior.
- Workaround:** It is possible for the BIOS to contain a workaround for this erratum.
- Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU54. APIC Timer CCR May Report 0 in Periodic Mode**

- Problem:** In periodic mode the APIC timer CCR (current-count register) is supposed to be automatically reloaded from the initial-count register when the count reaches 0, consequently software would never be able to observe a value of 0. Due to this erratum, software may read 0 from the CCR when the timer has counted down and is in the process of re-arming.
- Implication:** Due to this erratum, an unexpected value of 0 may be read from the APIC timer CCR when in periodic mode.
- Workaround:** None identified.
- Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU55. Performance Monitor Events INSTR\_RETIRED and MEM\_INST\_RETIRED May Count Inaccurately**

- Problem:** The performance monitor event INSTR\_RETIRED (Event C0H) should count the number of instructions retired, and MEM\_INST\_RETIRED (Event 0BH) should count the number of load or store instructions retired. However, due to this erratum, they may undercount.
- Implication:** The performance monitor event INSTR\_RETIRED and MEM\_INST\_RETIRED may reflect a count lower than the actual number of events.
- Workaround:** None identified.
- Status:** For the steppings affected, see the Summary Tables of Changes.



**AAU56. A Page Fault May Not be Generated When the PS bit is set to "1" in a PML4E or PDPTE**

**Problem:** On processors supporting Intel® 64 architecture, the PS bit (Page Size, bit 7) is reserved in PML4Es and PDPTEs. If the translation of the linear address of a memory access encounters a PML4E or a PDPTE with PS set to 1, a page fault should occur. Due to this erratum, PS of such an entry is ignored and no page fault will occur due to its being set.

**Implication:** Software may not operate properly if it relies on the processor to deliver page faults when reserved bits are set in paging-structure entries.

**Workaround:** Software should not set Bit 7 in any PML4E or PDPTE that has Present Bit (Bit 0) set to "1".

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU57. BIST Results May be Additionally Reported After a GETSEC[WAKEUP] or INIT-SIPI Sequence**

**Problem:** BIST results should only be reported in EAX the first time a logical processor wakes up from the Wait-For-SIPI state. Due to this erratum, BIST results may be additionally reported after INIT-SIPI sequences and when waking up RLP's from the SENTER sleep state using the GETSEC[WAKEUP] command.

**Implication:** An INIT-SIPI sequence may show a non-zero value in EAX upon wakeup when a zero value is expected. RLP's waking up for the SENTER sleep state using the GETSEC[WAKEUP] command may show a different value in EAX upon wakeup than before going into the SENTER sleep state.

**Workaround:** If necessary software may save the value in EAX prior to launching into the secure environment and restore upon wakeup and/or clear EAX after the INIT-SIPI sequence.

**Status:** For the steppings affected, see the Summary Tables of Changes.


**AAU58. Pending x87 FPU Exceptions (#MF) May be Signaled Earlier Than Expected**

**Problem:** x87 instructions that trigger #MF normally service interrupts before the #MF. Due to this erratum, if an instruction that triggers #MF is executed while Enhanced Intel SpeedStep® Technology transitions, Intel® Turbo Boost Technology transitions, or Thermal Monitor events occur, the pending #MF may be signaled before pending interrupts are serviced.

**Implication:** Software may observe #MF being signaled before pending interrupts are serviced.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.



**AAU59. VM Exits Due to "NMI-Window Exiting" May Be Delayed by One Instruction**

**Problem:** If VM entry is executed with the "NMI-window exiting" VM-execution control set to 1, a VM exit with exit reason "NMI window" should occur before execution of any instruction if there is no virtual-NMI blocking, no blocking of events by MOV SS, and no blocking of events by STI. If VM entry is made with no virtual-NMI blocking but with blocking of events by either MOV SS or STI, such a VM exit should occur after execution of one instruction in VMX non-root operation. Due to this erratum, the VM exit may be delayed by one additional instruction.

**Implication:** VMM software using "NMI-window exiting" for NMI virtualization should generally be unaffected, as the erratum causes at most a one-instruction delay in the injection of a virtual NMI, which is virtually asynchronous. The erratum may affect VMMs relying on deterministic delivery of the affected VM exits.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU60. The Memory Controller tTHROT\_OPREF Timings May be Violated During Self Refresh Entry**

**Problem:** During self refresh entry, the memory controller may issue more refreshes than permitted by tTHROT\_OPREF (bits 29:19 in MC\_CHANNEL\_{0,1}\_REFRESH\_TIMING CSR).

**Implication:** The intention of tTHROT\_OPREF is to limit current. Since current supply conditions near self refresh entry are not critical, there is no measurable impact due to this erratum.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU61. VM Exits Due to EPT Violations Do Not Record Information About Pre-IRET NMI Blocking**

**Problem:** With certain settings of the VM-execution controls VM exits due to EPT violations set bit 12 of the exit qualification if the EPT violation was a result of an execution of the IRET instruction that commenced with non-maskable interrupts (NMIs) blocked. Due to this erratum, such VM exits will instead clear this bit.

**Implication:** Due to this erratum, a virtual-machine monitor that relies on the proper setting of bit 12 of the exit qualification may deliver NMIs to guest software prematurely.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU62. Multiple Performance Monitor Interrupts are Possible on Overflow of IA32\_FIXED\_CTR2**

**Problem:** When multiple performance counters are set to generate interrupts on an overflow and more than one counter overflows at the same time, only one interrupt should be generated. However, if one of the counters set to generate an interrupt on overflow is the IA32\_FIXED\_CTR2 (MSR 30BH) counter, multiple interrupts may be generated when the IA32\_FIXED\_CTR2 overflows at the same time as any of the other performance counters.

**Implication:** Multiple counter overflow interrupts may be unexpectedly generated.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.



#### **AAU63. LBRs May Not be Initialized During Power-On Reset of the Processor**


- Problem:** If a second reset is initiated during the power-on processor reset cycle, the LBRs (Last Branch Records) may not be properly initialized.
- Implication:** Due to this erratum, debug software may not be able to rely on the LBRs out of power-on reset.
- Workaround:** Ensure that the processor has completed its power-on reset cycle prior to initiating a second reset.
- Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU64. LBR, BTM or BTS Records May have Incorrect Branch From Information After an EIST Transition, T-states, C1E, or Adaptive Thermal Throttling**

- Problem:** The "From" address associated with the LBR (Last Branch Record), BTM (Branch Trace Message) or BTS (Branch Trace Store) may be incorrect for the first branch after an EIST (Enhanced Intel® SpeedStep Technology) transition, T-states, C1E (C1 Enhanced), or Adaptive Thermal Throttling.
- Implication:** When the LBRs, BTM or BTS are enabled, some records may have incorrect branch "From" addresses for the first branch after an EIST transition, T-states, C1E, or Adaptive Thermal Throttling.
- Workaround:** None identified.
- Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU65. VMX-Preemption Timer Does Not Count Down at the Rate Specified**

- Problem:** The VMX-preemption timer should count down by 1 every time a specific bit in the TSC (Time Stamp Counter) changes. (This specific bit is indicated by IA32\_VMX\_MISC bits [4:0] (0x485h) and has a value of 5 on the affected processors.) Due to this erratum, the VMX-preemption timer may instead count down at a different rate and may do so only intermittently.
- Implication:** The VMX-preemption timer may cause VM exits at a rate different from that expected by software.
- Workaround:** None identified.
- Status:** For the steppings affected, see the Summary Tables of Changes.



#### **AAU66. Multiple Performance Monitor Interrupts are Possible on Overflow of Fixed Counter 0**

**Problem:** The processor can be configured to issue a PMI (performance monitor interrupt) upon overflow of the IA32\_FIXED\_CTR0 MSR (309H). A single PMI should be observed on overflow of IA32\_FIXED\_CTR0, however multiple PMIs are observed when this erratum occurs.

This erratum only occurs when IA32\_FIXED\_CTR0 overflows and the processor and counter are configured as follows:

- Intel® Hyper-Threading Technology is enabled
- IA32\_FIXED\_CTR0 local and global controls are enabled
- IA32\_FIXED\_CTR0 is set to count events only on its own thread (IA32\_FIXED\_CTR\_CTRL MSR (38DH) bit [2] = '0)
- PMIs are enabled on IA32\_FIXED\_CTR0 (IA32\_FIXED\_CTR\_CTRL MSR bit [3] = '1)
- Freeze\_on\_PMI feature is enabled (IA32\_DEBUGCTL MSR (1D9H) bit [12] = '1)

**Implication:** When this erratum occurs there may be multiple PMIs observed when IA32\_FIXED\_CTR0 overflows

**Workaround:** Disable the FREEZE\_PERFMON\_ON\_PMI feature in IA32\_DEBUGCTL MSR (1D9H) bit [12].

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU67. VM Exits Due to LIDT/LGDT/SIDT/SGDT Do Not Report Correct Operand Size**

**Problem:** When a VM exit occurs due to a LIDT, LGDT, SIDT, or SGDT instruction with a 32-bit operand, bit 11 of the VM-exit instruction information field should be set to 1. Due to this erratum, this bit is instead cleared to 0 (indicating a 16-bit operand).

**Implication:** Virtual-machine monitors cannot rely on bit 11 of the VM-exit instruction information field to determine the operand size of the instruction causing the VM exit.

**Workaround:** Virtual Machine Monitor software may decode the instruction to determine operand size.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU68. Performance Monitoring Events STORE\_BLOCKS.NOT\_STA and STORE\_BLOCKS.STA May Not Count Events Correctly**

**Problem:** Performance Monitor Events STORE\_BLOCKS.NOT\_STA and STORE\_BLOCKS.STA should only increment the count when a load is blocked by a store. Due to this erratum, the count will be incremented whenever a load hits a store, whether it is blocked or can forward. In addition this event does not count for specific threads correctly.

**Implication:** If Intel® Hyper-Threading Technology is disabled, the Performance Monitor events STORE\_BLOCKS.NOT\_STA and STORE\_BLOCKS.STA may indicate a higher occurrence of loads blocked by stores than have actually occurred. If Intel Hyper-Threading Technology is enabled, the counts of loads blocked by stores may be unpredictable and they could be higher or lower than the correct count.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.



#### **AAU69. Storage of PEBS Record Delayed Following Execution of MOV SS or STI**

**Problem:** When a performance monitoring counter is configured for PEBS (Precise Event Based Sampling), overflow of the counter results in storage of a PEBS record in the PEBS buffer. The information in the PEBS record represents the state of the next instruction to be executed following the counter overflow. Due to this erratum, if the counter overflow occurs after execution of either MOV SS or STI, storage of the PEBS record is delayed by one instruction.

**Implication:** When this erratum occurs, software may observe storage of the PEBS record being delayed by one instruction following execution of MOV SS or STI. The state information in the PEBS record will also reflect the one instruction delay.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU70. Performance Monitoring Event FP\_MMX\_TRANS\_TO\_MMX May Not Count Some Transitions**

**Problem:** Performance Monitor Event FP\_MMX\_TRANS\_TO\_MMX (Event CCH, Umask 01H) counts transitions from x87 Floating Point (FP) to MMX™ instructions. Due to this erratum, if only a small number of MMX instructions (including EMMS) are executed immediately after the last FP instruction, a FP to MMX transition may not be counted.

**Implication:** The count value for Performance Monitoring Event FP\_MMX\_TRANS\_TO\_MMX may be lower than expected. The degree of undercounting is dependent on the occurrences of the erratum condition while the counter is active. Intel has not observed this erratum with any commercially-available software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU71. INVLPG Following INVEPT or INVVPID May Fail to Flush All Translations for a Large Page**

**Problem:** This erratum applies if the address of the memory operand of an INVEPT or INVVPID instruction resides on a page larger than 4KBytes and either (1) that page includes the low 1 MBytes of physical memory; or (2) the physical address of the memory operand matches an MTRR that covers less than 4 MBytes. A subsequent execution of INVLPG that targets the large page and that occurs before the next VM-entry instruction may fail to flush all TLB entries for the page. Such entries may persist in the TLB until the next VM-entry instruction.

**Implication:** Accesses to the large page between INVLPG and the next VM-entry instruction may incorrectly use translations that are inconsistent with the in-memory page tables.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Tables of Changes.





**AAU72. Logical Processor May Use Incorrect VPID after VM Entry That Returns From SMM**

**Problem:** A logical processor in VMX root operation should use VPID 0000H. Due to this erratum, a logical processor may instead use VPID 1FB3H if VMX root operation was entered using a VM entry that returns from SMM.

**Implication:** After a VM entry that sets the "enable VPID" VM-execution control and that establishes VPID 1FB3H, the logical processor may erroneously use TLB entries that were cached in VMX root operation.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU73. The Memory Controller May Hang Due to Uncorrectable ECC Errors or Parity Errors Occurring on Both Channels in Mirror Channel Mode**

**Problem:** If an uncorrectable ECC or parity error occurs on the mirrored channel before an uncorrectable ECC or parity error on the other channel can be resolved, the Memory Controller may hang without an uncorrectable ECC or parity error being logged.

**Implication:** The processor may hang and not report the error when uncorrectable ECC or parity errors occur in close proximity on both channels in a mirrored channel pair. No uncorrectable ECC or parity error will be logged in the machine check banks.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU74. MSR\_TURBO\_RATIO\_LIMIT MSR May Return Intel® Turbo Boost Technology Core Ratio Multipliers for Non-Existent Core Configurations**

**Problem:** MSR\_TURBO\_RATIO\_LIMIT MSR (1ADH) is designed to describe the maximum Intel Turbo Boost Technology potential of the processor. On some processors, a non-zero Intel Turbo Boost Technology value will be returned for non-existent core configurations.

**Implication:** Due to this erratum, software using the MSR\_TURBO\_RATIO\_LIMIT MSR to report Intel Turbo Boost Technology processor capabilities may report erroneous results.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU75. Internal Parity Error May Be Incorrectly Signaled during C6 Exit**

**Problem:** In a complex set of internal conditions an internal parity error may occur during a Core C6 exit.

**Implication:** Due to this erratum, an uncorrected error may be reported and a machine check exception may be triggered.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Tables of Changes.



#### **AAU76. PMIs during Core C6 Transitions May Cause the System to Hang**

**Problem:** If a performance monitoring counter overflows and causes a PMI (Performance Monitoring Interrupt) at the same time that the core enters C6, then this may cause the system to hang.

**Implication:** Due to this erratum, the processor may hang when a PMI coincides with core C6 entry.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU77. 2MB Page Split Lock Accesses Combined With Complex Internal Events May Cause Unpredictable System Behavior**

**Problem:** A 2MB Page Split Lock (a locked access that spans two 2MB large pages) coincident with additional requests that have particular address relationships in combination with a timing sensitive sequence of complex internal conditions may cause unpredictable system behavior.

**Implication:** This erratum may cause unpredictable system behavior. Intel has not observed this erratum with any commercially available software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU78. If the APIC timer Divide Configuration Register (Offset 03E0H) is written at the same time that the APIC timer Current Count Register (Offset 0390H) reads 1H, it is possible that the APIC timer will deliver two interrupts.**

**Problem:** If the APIC timer Divide Configuration Register (Offset 03E0H) is written at the same time that the APIC timer Current Count Register (Offset 0390H) reads 1H, it is possible that the APIC timer will deliver two interrupts.

**Implication:** Due to this erratum, two interrupts may unexpectedly be generated by an APIC timer event.

**Workaround:** Software should reprogram the Divide Configuration Register only when the APIC timer interrupt is disarmed.

**Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU79. TXT.PUBLIC.KEY is Not Reliable**

**Problem:** On Intel® TXT (Intel® Trusted Execution Technology) capable processors, the TXT.PUBLIC.KEY value (Intel TXT registers FED3\_0400H to FED3\_041FH) is not reliable.

**Implication:** Due to this erratum, the TXT.PUBLIC.KEY value should not be relied on or used for retrieving the hash of the TXT public key for the platform.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.



**AAU80. 8259 Virtual Wire B Mode Interrupt May Be Dropped When it Collides With Interrupt Acknowledge Cycle From the Preceding Interrupt**

**Problem:** If an un-serviced 8259 Virtual Wire B Mode (8259 connected to IOAPIC) External Interrupt is pending in the APIC and a second 8259 Virtual Wire B Mode External Interrupt arrives, the processor may incorrectly drop the second 8259 Virtual Wire B Mode External Interrupt request. This occurs when both the new External Interrupt and Interrupt Acknowledge for the previous External Interrupt arrive at the APIC at the same time.

**Implication:** to this erratum, any further 8259 Virtual Wire B Mode External Interrupts will subsequently be ignored.

**Workaround:** Do not use 8259 Virtual Wire B mode when using the 8259 to deliver interrupts.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU82. The APIC Timer Current Count Register May Prematurely Read 0x0 While the Timer is Still Running**

**Problem:** The APIC Timer Current Counter Register may prematurely read 0x00000000 while the timer is still running. This problem occurs when a core frequency or C-state transition occurs while the APIC timer countdown is in progress.

**Implication:** Due to this erratum, certain software may incorrectly assess that the APIC timer countdown is complete when it is actually still running. This erratum does not affect the delivery of the timer interrupt.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU83. Secondary PCIe Port May Not Train After A Warm Reset**

**Problem:** In a dual PCIe port configuration, the secondary PCIe port may not train after a warm reset.

**Implication:** The second PCIe port and therefore any device connected to the PCIe bus instantiated by that PCIe port may not be functional after a warm reset. Intel has not observed this erratum with any commercially available system.

**Workaround:** A BIOS code change has been identified and may be implemented as a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Tables of Changes.



#### **AAU84. The PECI Bus May Be Tri-stated after System Reset**

- Problem:** During power-up, the processor may improperly assert the PECI (Platform Environment Control Interface) pin. This condition is cleared as soon as Bus Clock starts toggling. However, if the PECI host (also referred to as the master or originator) incorrectly determines this asserted state as another PECI host initiating a transaction, it may release control of the bus resulting in a permanent tri-state condition.
- Implication:** Due to this erratum, the PECI host may incorrectly determine that it is not the bus master and consequently PECI commands initiated by the PECI software layer may receive incorrect/invalid responses.
- Workaround:** To workaround this erratum the PECI host should pull the PECI bus low to initiate a PECI transaction.
- Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU85. The Combination of a Page-Split Lock Access And Data Accesses That Are Split Across Cacheline Boundaries May Lead to Processor Livelock**

- Problem:** Under certain complex micro-architectural conditions, the simultaneous occurrence of a page-split lock and several data accesses that are split across cacheline boundaries may lead to processor livelock.
- Implication:** Due to this erratum, a livelock may occur that can only be terminated by a processor reset. Intel has not observed this erratum with any commercially available software.
- Workaround:** None identified.
- Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU86. Processor Hangs on Package C6 State Exit**

- Problem:** An internal timing condition in the processor power management logic will result in processor hangs upon a Package C6 state exit.
- Implication:** Due to this erratum, the processor will hang during Package C6 state exit.
- Workaround:** It is possible for the BIOS to contain a workaround for this erratum.
- Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU87. A Synchronous SMI May be Delayed**

- Problem:** A synchronous SMI (System Management Interrupt) occurs as a result of an SMI generating I/O Write instruction and should be handled prior to the next instruction executing. Due to this erratum, the processor may not observe the synchronous SMI prior to execution of the next instruction.
- Implication:** Due to this erratum, instructions after the I/O Write instruction, which triggered the SMI, may be allowed to execute before the SMI handler. Delayed delivery of the SMI may make it difficult for an SMI Handler to determine the source of the SMI. Software that relies on the IO\_SMI bit in SMM save state or synchronous SMI behavior may not function as expected.
- Workaround:** A BIOS code change has been identified and may be implemented as a workaround for this erratum.
- Status:** For the steppings affected, see the Summary Tables of Changes.



**AAU88. FP Data Operand Pointer May Be Incorrectly Calculated After an FP Access Which Wraps a 4-Gbyte Boundary in Code That Uses 32-Bit Address Size in 64-bit Mode**

**Problem:** The FP (Floating Point) Data Operand Pointer is the effective address of the operand associated with the last non-control FP instruction executed by the processor. If an 80-bit FP access (load or store) uses a 32-bit address size in 64-bit mode and the memory access wraps a 4-Gbyte boundary and the FP environment is subsequently saved, the value contained in the FP Data Operand Pointer may be incorrect.

**Implication:** Due to this erratum, the FP Data Operand Pointer may be incorrect. Wrapping an 80-bit FP load around a 4-Gbyte boundary in this way is not a normal programming practice. Intel has not observed this erratum with any commercially available software.

**Workaround:** If the FP Data Operand Pointer is used in a 64-bit operating system which may run code accessing 32-bit addresses, care must be taken to ensure that no 80-bit FP accesses are wrapped around a 4-Gbyte boundary.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU89. PCI Express x16 Port Links May Fail to Dynamically Switch From 5.0GT/s to 2.5GT/s**

**Problem:** If an endpoint device initiates a PCI Express speed change from 5.0 GT/s to 2.5 GT/s, the link may incorrectly go into Recovery.Idle rather than the expected Recovery.Speed state. This may cause the link to lose sync, eventually resulting in a link down. The link will recover and re-train to the L0 state, however any outstanding packets queued during the speed change may be lost.

**Implication:** Due to this erratum, the link may lose sync resulting in link down with queued packet being lost. No known failures have been observed on systems using production PCI Express graphics cards. This erratum has only been observed in a synthetic test environment.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU90. PCI Express Cards May Not Train to x16 Link Width**

**Problem:** The Maximum Link Width field in the Link Capabilities register (LCAP; Bus 0; Device 1; Function 0; offset 0xAC; bits [9:4]) may limit the width of the PCI Express link to x8, even though the processor may actually be capable of supporting the full x16 width.

**Implication:** PCI Express x16 Graphics Cards used in normal operation and PCI Express CLB (Compliance Load Board) Cards used during PCI Express Compliance mode testing may only train to x8 link width.

**Workaround:** A BIOS code change has been identified and may be implemented as a workaround for this erratum

**Status:** For the steppings affected, see the Summary Tables of Changes.



#### **AAU91. Unexpected Graphics VID Transition During Warm Reset May Cause the System to Hang**

- Problem:** During a warm reset to the processor, the graphics VID (Voltage ID) may transition to an unexpected value that may cause the voltage regulator to shut off.
- Implication:** The processor may hang during integrated graphics initialization. Cold boots and platforms using discrete graphics are not affected by this issue.
- Workaround:** A BIOS code change has been identified and may be implemented as a workaround for this erratum.
- Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU92. IO\_SMI Indication in SMRAM State Save Area May Be Lost**


- Problem:** The IO\_SMI bit (bit 0) in the IO state field at SMRAM offset 7FA4H is set to "1" by the processor to indicate a System Management Interrupt (SMI) is either taken immediately after a successful I/O instruction or is taken after a successful iteration of a REP I/O instruction. Due to this erratum, the setting of the IO\_SMI bit may be lost. This may happen under a complex set of internal conditions with Intel® Hyper-Threading Technology enabled and has not been observed with commercially available software.
- Implication:** Due to this erratum, SMI handlers may not be able to identify the occurrence of I/O SMIs.
- Workaround:** None identified.
- Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU93. VM Entry to 64-Bit Mode May Fail if Bits 48 And 47 of Guest RIP Are Different**

- Problem:** VM entry to 64-bit mode should allow any value for bits [47:0] of the RIP field in the guest-state area as long as bits 63:48 are identical. Due to this erratum, such a VM entry may fail if bit 47 of the field has a value different from that of bit 48.
- Implication:** It is not possible to perform VM entry to a 64-bit guest that has made a transition to a non-canonical instruction pointer.
- Workaround:** It is possible for the BIOS to contain a workaround for this erratum.
- Status:** For the steppings affected, see the Summary Tables of Changes.

#### **AAU94. VM Entry Loading an Unusable SS Might Not Set SS.B to 1**

- Problem:** If the unusable bit (bit 16) is 1 in the guest SS (Stack Segment) access-rights field, VM entry should set the B bit (default stack-pointer size) in the SS (stack segment) register to 1. Due to this erratum, VM entry may instead load SS.B from bit 14 of the guest SS access-rights field, potentially clearing SS.B to 0.
- Implication:** This erratum can affect software only if a far RET instruction is executed after a VM entry that erroneously clears the B bit and only if the following other three conditions are also true: (1) the SS register is not loaded between VM entry and far RET; (2) the far RET instruction is executed in 64-bit mode with an immediate operand; (3) the far RET instruction makes a transition to compatibility mode without changing CPL (Current Privilege Level). Due to the far RET being executed with an immediate operand, an adjustment is made to the stack pointer. Normally, when SS is unusable the SS.B bit is 1 and the adjustment will be to the 32-bit ESP register. Due to this erratum, the adjustment will incorrectly be made to the 16-bit SP register. Intel has not observed this erratum with any commercially available software.
- Workaround:** It is possible for the BIOS to contain a workaround for this erratum.



**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU95. FSW May Be Corrupted If an x87 Store Instruction Causes a Page Fault in VMX Non-Root Operation**

**Problem:** The X87 FSW (FPU Status Word) may be corrupted if execution of a floating-point store instruction (FST, FSTP, FIST, FISTP, FISTTP) causes a page fault in VMX non-root operation.

**Implication:** This erratum may result in unexpected behavior of software that uses x87 FPU instructions.

**Workaround:** It is possible for the BIOS to contain a workaround for this erratum.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU96. Under Certain Low Temperature Conditions, Some Uncore Performance Monitoring Events May Report Incorrect Results**

**Problem:** Due to this erratum, under certain low operating temperatures, a small number of Last Level Cache and external bus performance monitoring events in the uncore report incorrect counts. This erratum may affect event codes in the ranges 00H to 0CH and 40H to 43H.

**Implication:** Due to this erratum, the count value for some uncore Performance Monitoring Events may be inaccurate. The degree of under or over counting is dependent on the occurrences of the erratum condition while the counter is active. Intel has not observed this erratum with any commercially available software.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAU97. CKE May go Low Within tRFC(min) After a PD Exit**

**Problem:** After a refresh command is issued, followed by an early PD(Power Down) Entry and Exit, the CKE (Clock Enable) signal may be asserted low prior to tRFC(min), the Minimum Refresh Cycle timing. This additional instance of CKE being low causes the processor not to meet the JEDEC DDR3 DRAM specification requirement (Section 4.17.4 Power-Down clarifications - Case 3).

**Implication:** Due to this erratum, the processor may not meet the JEDEC DDR3 DRAM specification requirement that states: "CKE cannot be registered low twice within a tRFC(min) window". Intel has not observed any functional failure due to this erratum.

**Workaround:** None identified.

**Status:** For the steppings affected, see the Summary Tables of Changes.



## Specification Changes


---

The Specification Changes listed in this section apply to the following documents:

- *Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet - Volumes 1 and 2*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide*

There are no new Specification Changes in this Specification Update revision.





# Specification Clarifications

---

The Specification Clarifications listed in this section may apply to the following documents:

- *Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet - Volumes 1 and 2*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide*

There are no new Specification Changes in this Specification Update revision.



# Documentation Changes

---

The Documentation Changes listed in this section apply to the following documents:

- *Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet - Volumes 1 and 2*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide*
- *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide*

All Documentation Changes will be incorporated into a future version of the appropriate Processor documentation.

Note: Documentation changes for Intel® 64 and IA-32 Architecture Software Developer's Manual volumes 1, 2A, 2B, 3A, and 3B will be posted in a separate document, Intel® 64 and IA-32 Architecture Software Developer's Manual Documentation Changes. Follow the link below to become familiar with this file.

<http://developer.intel.com/products/processor/manuals/index.htm>

## **AAU1. Update to Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet, Volume 2 to add PEG\_TC—PCI Express Completion Timeout Register**

**Issue:** The *Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet - Volume 2* will be updated to include the PEG\_TC—PCI Express Completion Timeout Register in Section 2.11.7 as shown in the table below in red text.

**Affected Docs:** *Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet - Volume 2*



## 2.11.7 PEG\_TC—PCI Express Completion Timeout Register

This register reports PCI Express configuration control of PCI Express Completion Timeout related parameters that are not required by the PCI Express spec.

| <b>B/D/F/Type:</b>     |      | <b>0/1/0/MMR</b>  |   |
|------------------------|------|-------------------|---|
| <b>Address Offset:</b> |      | <b>204h</b>       |   |
| <b>Reset Value:</b>    |      | <b>0000_0C00h</b> |   |
| <b>Access:</b>         |      | <b>RW</b>         |   |
| Bit                    | Attr | Reset Value       | Description   |
| 31:12                  | RW   | 0000_0h           | <b>Reserved: (RSVD).</b>  |
| 11:12                  | RW   | 11b               | <b>PCI Express Completion Timeout (PEG_TC)</b><br>Determines the number of milliseconds the Transaction Layer will wait to receive an expected completion. To avoid hang conditions, the Transaction Layer will generate a dummy completion to the requestor if it does not receive the completion within this time period.<br>00: Disable<br>01: Reserved<br>10: Reserved<br>11: 48 ms - for normal operation(default) |
| 9:0                    | RW   | 0_0000_000b       | <b>Reserved: (RSVD).</b>  |

### AAU2. Update to Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet, Volume 2 to add PEG\_TC—PCI Express Completion Timeout to add SSKPD—Sticky Scratchpad Data Register

**Issue:** The Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet - Volume 2 will be updated to include the SSKPD—Sticky Scratchpad Data Register in Section 2.8.56 as shown in the table below in red text.

**Affected Docs:** Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet, Volume 2



## 2.8.56 SSKPD—Sticky Scratchpad Data Register

This register holds 64 writable bits with no functionality behind them. It is for the convenience of BIOS and graphics drivers.


### AAU3. Update to Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet - Volume 2 to add MCSAMPML—Memory Configuration, System Address Map and Pre-allocated Memory Lock Register

**Issue:** The Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet - Volume 2 will be updated to include the MCSAMPML—Memory Configuration, System Address Map and Pre-allocated Memory Lock Register in Section 2.7.28 as shown in the table below in red text.

**Affected Docs:** Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium® Processor G6950 Datasheet - Volume 2

## 2.7.28 MCSAMPML—Memory Configuration, System Address Map and Pre-allocated Memory Lock Register

| <b>B/D/F/Type:</b>     |        | <b>0/0/0/PCI</b> |  |
|------------------------|--------|------------------|--|
| <b>Address Offset:</b> |        | <b>F4h</b>       |  |
| <b>Reset Value:</b>    |        | <b>00h</b>       |  |
| <b>Access:</b>         |        |                  |  |
| Bit                    | Attr   | Reset Value      | Description  |
| 7:5                    | RW-O   | 000b             | <b>Reserved(RSDV)</b>  |
| 4                      | RW-L   | 0                | <b>Reserved(RSDV)</b>  |
| 3                      | RW-L-K | 0                | <b>Lock Mode (LOCKMODE)</b><br>LOCKMODE and ME_SM_LOCK (bit 0) must always be programmed to the same value. See bit 0 for description details.<br>0 = Registers are not locked<br>1 = Registers are locked.  |
| 2                      | RW-L   | 0                | <b>Reserved(RSDV)</b>  |
| 1                      | RO     | 0                | <b>Reserved(RSDV)</b>  |
| 0                      | RW-L-K | 0                | <b>ME Stolen Memory Lock (ME_SM_LOCK)</b><br>When ME_SM_LOCK is set to 1 then all registers related to MCH configuration become read only. BIOS will initialize config bits related to MCH configuration and then use ME_SM_lock to "lock down" the MCH configuration in the future so that no application software (or BIOS itself) can violate the integrity of DRAM - including ME stolen memory space.<br>If BIOS writes this bit to '1' then bit 3 "LOCKMODE" bit must also be written to '1' to ensure proper register lockdown.<br>If BIOS writes this bit to '0' then bit 3 "LOCKMODE" bit must also be written to '0'.<br>This bit and LOCKMODE bit 3 should never be programmed differently.<br>PCI device 0 and MCHBAR registers affected by this bit are detailed within the descriptions of the affected registers. |





## Variables to Update:

Click on the variable value below and change it to the appropriate value for this release.

Title\_CKD\_D ..... Intel® Core™ i5-600, i3-500 Desktop Processor Series and Intel® Pentium Processor G6950

Title\_CKD\_SVR..... Intel® Xeon® Processor L3406

ProductName\_DT\_LFD\_NDA.....Lynnfield processor (Desktop)

ProductName\_SVR\_LFD\_NDA ..... Intel® Xeon® Processor 3400 Series (Lynnfield)

DateNDA: ..... September 2009

RevisionNumberNDA: .....-001

Ref\_Num\_NDA\_LFD: ..... CDI / IBL #: 422224

Ref\_Num\_NDA\_LFD\_SVR:..... CDI / IBL #: 422225

DatePUB: ..... October 2009


RevisionNumberPUB: .....-001


ReferenceNumberPUB: ..... TBD

## Other Variables:

Title: ..... Intel® Core™ i7 Processor

DocumentStatus: ..... **Intel Confidential**














|   |           |
|---|-----------|
| <b>Revision History .....</b>             | <b>5</b>  |
| <b>Preface .....</b>                      | <b>6</b>  |
| <b>Summary Tables of Changes .....</b>    | <b>8</b>  |
| <b>Identification Information .....</b>   | <b>16</b> |
| <b>Errata .....</b>                       | <b>19</b> |
| <b>Specification Changes .....</b>        | <b>48</b> |
| <b>Specification Clarifications .....</b> | <b>49</b> |
| <b>Documentation Changes .....</b>        | <b>50</b> |