
# **Tutorial 4**

# Update MicroBlaze Platform with a Custom Coprocessor (3-register adder) connected via AXI-Lite – SW Project (VITIS)

Vivado version: 2022.2

 Open Vitis. Create a new application project. Import the XSA of the project you just created in Vivado. The application project template can be an empty C++ project or, if in doubt, the Hello World application template. Name the application at your discretion (e.g., CustomCoprocApp).



2. In case you selected the **Hello World** application template, open the **helloworld.c** file and comment it fully.

```
▼ workspace-aula9-custom-coproc - CustomCoprocApp/src/helloworld.c - Vitis IDE

                          Search Xilinx Project Window Help


    □ ▼
    □
    □
    ▼
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
    □
                                                                                                                                                                                                                                                                                                                                                                           Q Design 🎋 Debug
         8.
                                                                                                                                                                                                                                                                                                                                                                                                                                     -
                          * helloworld.c: simple test application
                                                                                                                                                                                                                                                                                                                                                                                                                                     10
                        * This application configures UART 16550 to baud rate 9600.

* PS7 UART (Zyng) is not initialized by this application, since


* bootcom/bsg configures it to baud rate 115200
                                                                                                                                                                                                                                                                                                                                                                                                                                     (1)
                       uartns550 9600

uartlite Configurable only in HW design ps_uart 115200 (configured by bootcom/bsp)
            48 #include <stdio.h>
49 #include "platform.h"
50 #include "xil_printf.h"
                      int main()
                               print("Hello World\n\r");
print("Successfully ran Hello World application");
cleanup_platform();
return 0;
                                                                                                                                                                                                                                                                                62:3:2389
                                                                                                                                                                              Writable
                                                                                                                                                                                                                                Smart Insert
```

3. Click on Import Sources, on the src folder.



4. Import file **CoprPeriphDemo.c** – available in the Moodle.



5. Confirm that the file has been imported into the project.

```
▼ workspace-aula9-custom-coproc - CustomCoprocApp/src/CoprPeriphDemo.c - Vitis IDE

                                                                                                                                                                                                                          - 0
File Edit Search Xilinx Project Window Help
Q Design 🅸 Debug
     35  "
36  " This application configures UART 16550 to baud rate 9600.
37  " PS7 UART (Zyng) is not initialized by this application, since
38  " bootrom/bsp configures it to baud rate 115200
39  "
40  " UART TYPE BAUD RATE  |
42  "
43  " uartns550 9600
44  " uartlite Configurable only in HW design
45  " ps7_uart 115200 (configured by bootrom/bsp)
46  "/
47
                                                                                                                                                                                                                                                8-
                                                                                                                                                                                                                                                (i)
        47 | sinclude <stdio.h>
49 | sinclude "platform.h"
50 | sinclude "xil printf.h"
51 | sinclude "xil printf.h"
52 | sinclude "xparameters.h"
53 | sinclude "xuartlite_l.h"
        HOTTING BRIGHT_LDX 3


90

// USE PUTTY - hold '+' or '-' buttons continuously
61
         64⊖ int main()
                   char ch;
int sel = 0;
int val[3] = {0, 0, 0}; // RGB brightness levels
                    init nlatform():
                                                                                                                                                           64:11:2502
                                                                                                   Writable
                                                                                                                               Smart Insert
```


6. There may be errors flagged in the file, concerning macros that represent the coprocessor parameters (e.g., base address). This occurs because this example file assumes a name for the co-processor that may not match the one you choose.

```
Search Xilinx Project Window Help
Q Design 🌣 Debug
  ■ 8=
      55 #define RED_IDX 0
56 #define GREEN_IDX 1
57 #define BLUE_IDX 2
58 #define BRIGHT_IDX 3
                                                                                                                                                                                            N C
                                                                                                                                                                                            // USE PuTTY - hold '+' or '-' buttons continuously
                                                                                                                                                                                            (1)
                int sel = 0;
int val[3] = {0, 0, 0}; // RGB brightness levels
               init_platform();
               print("Hello Custom Coprocessor\n\r");
                for (int i = 0; i < 10; i++)
                  Xil_out32(XPAR_CUSTOMCOPR_0_S00_AXI_BASEADDR_+.0,.i);|
Xil_out32(XPAR_CUSTOMCOPR_0_S00_AXI_BASEADDR + 4, i + 1);
Xil_out32(XPAR_CUSTOMCOPR_0_S00_AXI_BASEADDR + 8, i + 2);
Xil_printf("%d + %d + %d = %d\n", Xil_in32(XPAR_CUSTOMCOPR_0_S00_AXI_BASEADDR + 0),
Xil_in32(XPAR_CUSTOMCOPR_0_S00_AXI_BASEADDR + 4),
Xil_in32(XPAR_CUSTOMCOPR_0_S00_AXI_BASEADDR + 1));
Xil_in32(XPAR_CUSTOMCOPR_0_S00_AXI_BASEADDR + 12));
                   if (Xil_In32(XPAR_CUSTOMCOPR_0_S00_AXI_BASEADDR + 12) == (3 * i + 3))  
xil_printf("\overline{OK}\n");
                    xii_printf("ERROR\n");
xil_printf("ERROR\n");
                                                                             Writable
                                                                                        Smart Insert 76:62:2743
```

7. Right-click on **#include** "xparameters.h", and select **Open Declaration**.




8. Navigate the file until you find the right name of your macro. Replace the names correspondingly in the **CoprPeriphDemo.c** file.



 At this point, due to a bug in Vitis, we need to update two Makefiles used for compilation of the Custom Coprocessor. In the Moodle, you should find the file Makefile for custom IP cores.txt. Open it. You should use it for all projects involving co-processors.

```
Makefile for custom IP cores.txt - Notepad 2e x64 [PT]
File Edit View Settings ?
1 COMPILER=
 2 ARCHIVER=
 3 CP=CD
 4 COMPILER_FLAGS=
 5 EXTRA_COMPILER_FLAGS=
 6 LIB=libxil.a
 8 RELEASEDIR=../../lib
9 INCLUDEDIR=../../include
10 INCLUDES=-I./. -I${INCLUDEDIR}
12 INCLUDEFILES=$(wildcard *.h)
13 LIBSOURCES=$(wildcard *.c)
14 OBJECTS = $(addsuffix .o, $(basename $(wildcard *.c)))
15 ASSEMBLY_OBJECTS = $(addsuffix .o, $(basename $(wildcard *.S)))
17 libs:
18 echo "<CustomIP_name>...
19 $(COMPILER) $(COMPILER_FLAGS) $(EXTRA_COMPILER_FLAGS) $(INCLUDES) $(LIBSOURCES)
20 $(ARCHIVER) -r ${RELEASEDIR}/${LIB} ${OBJECTS} ${ASSEMBLY_OBJECTS}
21 make clean
23 include:
24 ${CP} $(INCLUDEFILES) $(INCLUDEDIR)
    rm -rf ${OBJECTS} ${ASSEMBLY_OBJECTS}
27
28
Ln 28 : 28 Col 1 Sel 1 : 0 653 bytes ANSI
                                              CR+LF INS Default Text
```

10. The first **Makefile** can be found in the following location.



11. Replace line 14 with the following lines. Also, select and copy the whole file (Ctrl-A + Ctrl-C).

```
OBJECTS = $(addsuffix .o, $(basename $(wildcard *.c)))
ASSEMBLY_OBJECTS = $(addsuffix .o, $(basename $(wildcard *.S)))
```

12. The second **Makefile** can be found in the following location. Replace its contents with the previous **Makefile** (Ctrl-A + Ctrl-V).

```
√ workspace-aula9-custom-coproc - mb_design_1_wrapper/hw/drivers/CustomCoproc_v1_0/src/Makefile - Vitis IDE


             Search Xilinx Project Window Help
Q Design 🎋 Debug
                                  😑 📴 🍱 🖇 📅 🗖 🕍 CustomCoprocApp.... 💥 CustomCoprocApp 🖟 helloworld.c 🖟 CoprPeriphDemo.c 🎼 Makefile 🛭 🖰
                                                                    1 COMPILER=
2 ARCHIVER=
3 CP=CP
4 COMPILER_FLAGS=
5 EXTRA_COMPILER_FLAGS=
6 LIB=libxil.a
                                                                                                                                                                                                      8.
           _ mb_design_1_wrapper.bit
            mb_design_1_wrapper.mmi
mb_design_1_wrapper.xsa
                                                                                                                                                                                                      8 RELEASEDIR=../../lib
9 INCLUDEDIR=../../include
10 INCLUDES=-I./. -I${INCLUDEDIR}
                                                                                                                                                                                                      B
              ✓ 🧽 bsp
✓ 🍃 microblaze_0
                                                                                                                                                                                                      (i)
                     🔑 code
                                                                   12 INCLUDEFILES=*.h
13 LIRSOURCES=*.c
14 OBJECTS = $(addsuffix .o, $(basename $(wildcard *.c)))
15 ASSEMBLY_OBJECTS = $(addsuffix .o, $(basename $(wildcard *.s))))
1c
                   > 🗁 include
                   > 🇀 lib
                    ∨ 🍃 libsrc
                     > 🧁 bram_v4_8
                      os:
echo "Compiling CustomCoproc..."
$(COMPILER) $(COMPILER_FLAGS) $(EXTRA_COMPILER_FLAGS) $(INCLUDES) $(LIBSOURCES)
$(ARCHIVER) -r ${RELEASEDIR}/${LIB} $(OUTS)
make clean
                        CustomCoproc_selftest.c

CustomCoproc.c


CustomCoproc.h

Makefile
                                                                   > 🗁 gpio_v4_9
                      > (intc_v3_15
> (intc_v3_15)
> (intc_v3_15)
                      > (=> tmrctr_v4_9
> (=> uartlite_v3_7
                  dep.mk
                  Makefile
system.mss
          resources
          alatform.spr
```


#### 13. Click on **Project** > **Clean**.




#### 14. Clean all projects.




#### 15. Build the platform




# 16. Build the application.



17. Open the Vitis Serial Terminal. Select the right configuration parameters.



18. You should observe the program output.



### Congratulations!

Sources: AMD Xilinx documentation.