US Patent & Trademark Office Patent Public Search | Text View

United States Patent

Kind Code

Bate of Patent

Inventor(s)

12389625

August 12, 2025

Jeng; Jung-Chi et al.

Semiconductor device with gate

Abstract

A semiconductor device is provided. The semiconductor device includes a semiconductor substrate. The semiconductor device includes an isolation structure in the semiconductor substrate. The isolation structure surrounds an active region of the semiconductor substrate. The semiconductor device includes a gate over the semiconductor substrate. The gate is across the active region and extends onto the isolation structure. The semiconductor device includes a support film over the isolation structure. The support film is a continuous film which continuously covers the isolation structure and the gate over the isolation structure.

Inventors: Jeng; Jung-Chi (Tainan, TW), Chen; I-Chih (Tainan, TW), Kuo; Wen-Chang

(Tainan, TW), Chen; Ying-Hao (Tainan, TW), Hsiao; Ru-Shang (Jhubei, TW),

Huang; Chih-Mu (Tainan, TW)

Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.

(Hsinchu, TW)

Family ID: 1000008748971

Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.

(Hsinchu, TW)

Appl. No.: 18/177479

Filed: March 02, 2023

Prior Publication Data

Document IdentifierUS 20230207693 A1

Publication Date
Jun. 29, 2023

Related U.S. Application Data

division parent-doc US 16892458 20200604 US 11600727 child-doc US 18177479 division parent-doc US 15670978 20170807 US 10680103 20200609 child-doc US 16892458

Publication Classification

Int. Cl.: H10D30/60 (20250101); H10D30/01 (20250101); H10D62/10 (20250101)

U.S. Cl.:

CPC **H10D30/601** (20250101); **H10D30/0227** (20250101); **H10D62/115** (20250101);

Field of Classification Search

CPC: H01L (29/7833); H01L (29/0649); H01L (29/6659)

References Cited

TIG	\mathbf{D}^{\prime}	TEN	$\mathbf{T}\mathbf{D}$	OCI	TATE	ENTS
U.i). F	11 E I	U L	UU		

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
5268319	12/1992	Harari	N/A	N/A
5440161	12/1994	Iwamatsu et al.	N/A	N/A
5652454	12/1996	Iwamatsu et al.	N/A	N/A
6426532	12/2001	Iwata et al.	N/A	N/A
6465332	12/2001	Papadas et al.	N/A	N/A
6930028	12/2004	Hanratty et al.	N/A	N/A
8232178	12/2011	Yin et al.	N/A	N/A
9281215	12/2015	Jeng	N/A	H01L 21/28035
9728637	12/2016	Jeng	N/A	H01L 29/6659
10680103	12/2019	Jeng et al.	N/A	N/A
2002/0009851	12/2001	Shukuri et al.	N/A	N/A
2003/0232285	12/2002	Hao et al.	N/A	N/A
2004/0209432	12/2003	Ku et al.	N/A	N/A
2004/0251479	12/2003	Tsutsui et al.	N/A	N/A
2005/0032359	12/2004	Hao	257/E21.434	H01L 29/66553
2005/0127468	12/2004	Ito	257/E21.546	H01L 21/823481
2005/0285137	12/2004	Satoh	N/A	N/A
2006/0003527	12/2005	Mitros	438/257	H10B 20/00
2007/0063349	12/2006	Kao et al.	N/A	N/A
2007/0221962	12/2006	Ishizu	N/A	N/A
2007/0267707	12/2006	Tsutsui	N/A	N/A
2007/0287240	12/2006	Chen	N/A	N/A
2008/0036013	12/2007	Kotani	N/A	N/A
2008/0054250	12/2007	Chuang	257/19	H01L 21/823425
2008/0083949	12/2007	Zhu et al.	N/A	N/A
2008/0093673	12/2007	Tamura	257/E29.345	H01L 29/7843
2008/0128825	12/2007	Sato et al.	N/A	N/A
2008/0217665	12/2007	Chen	N/A	N/A
2008/0246057	12/2007	Lin	N/A	N/A
2009/0001566	12/2008	Tigelaar	N/A	N/A
2009/0194817	12/2008	Lee	N/A	N/A

2009/0230439	12/2008	Wang et al.	N/A	N/A
2009/0236633	12/2008	Chuang et al.	N/A	N/A
2009/0283836	12/2008	Zhu	257/369	H10D 84/0188
2011/0114996	12/2010	Fiorenza et al.	N/A	N/A
2011/0117738	12/2010	Russell et al.	N/A	N/A
2011/0169105	12/2010	Okubo	N/A	N/A
2011/0220964	12/2010	Shin	257/E29.005	H01L 29/66628
2011/0241071	12/2010	Shin	257/190	H01L 29/66636
2012/0001198	12/2011	Yin	257/E21.409	H01L 29/78
2012/0001271	12/2011	Chae	257/E27.06	H01L 23/535
2012/0108032	12/2011	Yin	257/E21.54	H01L 29/045
2012/0132987	12/2011	Chuang et al.	N/A	N/A
2012/0302018	12/2011	Shin	257/E21.409	H01L 29/66636
2013/0011983	12/2012	Tsai et al.	N/A	N/A
2013/0069136	12/2012	Mao	438/257	H10D 30/0411
2013/0113047	12/2012	Dhanyakumar	257/E21.409	H01L 29/167
2013/0115743	12/2012	Yin	438/199	H01L 21/8238
2013/0217194	12/2012	Pidin	N/A	N/A
2013/0244435	12/2012	Tanabe	N/A	N/A
2013/0277719	12/2012	Kao	257/E21.409	H01L 27/14609
2014/0004695	12/2013	Ando et al.	N/A	N/A
2014/0110798	12/2013	Cai et al.	N/A	N/A
2014/0231924	12/2013	Kuo	N/A	N/A
2014/0242763	12/2013	Chen et al.	N/A	N/A

Primary Examiner: Dinke; Bitew A

Attorney, Agent or Firm: Birch, Stewart, Kolasch & Birch, LLP

Background/Summary

CROSS REFERENCE TO RELATED APPLICATIONS (1) This application is a Divisional application of U.S. patent application Ser. No. 16/892,458, filed on Jun. 4, 2020, which is a Divisional application of U.S. patent application Ser. No. 15/670,978, filed on Aug. 7, 2017, which is a Divisional application of U.S. patent application Ser. No. 14/080,313, filed on Nov. 14, 2013, the entire of which is incorporated by reference herein.

BACKGROUND

- (1) The semiconductor integrated circuit (IC) industry has experienced rapid growth. Technological advances in IC materials and design have produced generations of ICs. Each generation has smaller and more complex circuits than the previous generation. However, these advances have increased the complexity of processing and manufacturing ICs.
- (2) In the course of IC evolution, functional density (i.e., the number of interconnected devices per chip area) has generally increased while geometric size (i.e., the smallest component (or line) that can be created using a fabrication process) has decreased. This scaling-down process generally provides benefits by increasing production efficiency and lowering associated costs.
- (3) However, since the feature sizes continue to decrease, fabrication processes continue to become

more difficult to perform. Therefore, it is a challenge to form reliable semiconductor devices with smaller and smaller sizes.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

- (1) For a more complete understanding of the embodiments, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings.
- (2) FIGS. **1**A-**1**B are cross-sectional views of various stages of a process for forming a semiconductor device, in accordance with some embodiments.
- (3) FIGS. **2**A-**2**I are cross-sectional views of various stages of a process for forming a semiconductor device, in accordance with some embodiments.
- (4) FIGS. 3A-3G are top views of the structures shown in FIGS. 2A-2F and 2I, respectively.
- (5) FIGS. **4**A-**4**B are cross-sectional views of the structures along sectional lines **4**A-**4**A and **4**B-**4**B shown in FIG. **3**E, respectively.
- (6) FIG. **5** is a top view of a semiconductor device, in accordance with some embodiments.
- (7) FIG. **6** is a top view of a semiconductor device, in accordance with some embodiments.
- (8) FIG. 7 is a top view of a semiconductor device, in accordance with some embodiments.
- (9) FIG. **8** is a top view of a semiconductor device, in accordance with some embodiments.

DETAILED DESCRIPTION OF THE ILLUSTRATIVE EMBODIMENTS

- (10) The making and using of the embodiments of the disclosure are discussed in detail below. It should be appreciated, however, that the embodiments can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative, and do not limit the scope of the disclosure.
- (11) It is to be understood that the following disclosure provides many different embodiments, or examples, for implementing different features of the disclosure. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. Moreover, the performance of a first process before a second process in the description that follows may include embodiments in which the second process is performed immediately after the first process, and may also include embodiments in which additional processes may be performed between the first and second processes. Various features may be arbitrarily drawn in different scales for the sake of simplicity and clarity. Furthermore, the formation of a first feature over or on a second feature in the description that follows include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact.
- (12) Some variations of the embodiments are described. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements. It is understood that additional operations can be provided before, during, and after the method, and some of the operations described can be replaced or eliminated for other embodiments of the method.
- (13) FIGS. **1**A-**1**B are cross-sectional views of various stages of a process for forming a semiconductor device, in accordance with some embodiments. As shown in FIG. **1**A, a semiconductor substrate **110** is provided. The semiconductor substrate **110** may be a semiconductor wafer (such as a silicon wafer) or a portion of a semiconductor wafer.
- (14) In some embodiments, the semiconductor substrate **110** is made of an elementary semiconductor material including silicon or germanium in a single crystal, polycrystal, or amorphous structure. In some other embodiments, the semiconductor substrate **110** is made of a compound semiconductor such as silicon carbide, gallium arsenide, gallium phosphide, indium

- phosphide, indium arsenide, an alloy semiconductor such as SiGe, or GaAsP, or a combination thereof. The semiconductor substrate **110** may also include multi-layer semiconductors, semiconductor on insulator (SOI) (such as silicon on insulator or germanium on insulator), or a combination thereof.
- (15) An isolation structure **120** is formed in the semiconductor substrate **110** to define various active regions **112** of the semiconductor substrate **110**, and to electrically isolate neighboring devices (e.g. transistors) from one another. The isolation structure **120** surrounds the active regions **112**. The isolation structure **120** may be made of a dielectric material, such as silicon oxide, silicon nitride, silicon oxynitride, fluoride-doped silicate glass (FSG), a low-K dielectric material, other suitable materials, or combinations thereof. The isolation structure **120** may be formed by using an isolation technology, such as local oxidation of semiconductor (LOCOS), shallow trench isolation (STI), or the like.
- (16) In some embodiments, the formation of the isolation structure **120** includes patterning the semiconductor substrate **110** by a photolithography process, etching a trench in the semiconductor substrate 110 (for example, by using a dry etching, wet etching, or plasma etching process, or a combination thereof), and filling the trench (for example, by using a chemical vapor deposition process) with the dielectric material. In some embodiments, the filled trench may have a multilayer structure, such as a thermal oxide liner layer filled with silicon nitride or silicon oxide. (17) As shown in FIG. **1**A, a gate dielectric layer **130** and a gate **140** are formed over the active regions **112** of the semiconductor substrate **110**. The gate dielectric layer **130** may be made of silicon oxide, silicon oxynitride, a high dielectric constant material (high-k material), or a combination thereof. The gate **140** may be made of polysilicon or other suitable materials. (18) Thereafter, lightly doped regions **114** are formed in the semiconductor substrate **110** by using a suitable process, such as an ion implantation process. The ion implantation process may use the gate **140** as a mask, and the lightly doped regions **114** are at two opposite sides of the gate **140**. The lightly doped regions **114** may be a lightly doped source region and a lightly doped drain (LDD) region. The dopants used in the ion implantation process may include boron or phosphorus. Afterwards, a cleaning process is performed to clean away the residues formed in the ion implantation process. The cleaning process includes soaking the semiconductor substrate 110 and the gate **140** in a cleaning solution (e.g. an acid solution).
- (19) As shown in FIG. **1**B, since the gate length L of the gate **140** is very short (e.g. shorter than 100 nm), the gate **140** tends to collapse in the ion implantation process is not properly performed. Besides, the gate **140** tends to collapse in the cleaning process due to the surface tension of the cleaning solution. Therefore, it is desirable to find alternative mechanisms for solving the problem mentioned above.
- (20) FIGS. 2A-2I are cross-sectional views of various stages of a process for forming a semiconductor device, in accordance with some embodiments. FIGS. 3A-3G are top views of the structures shown in FIGS. 2A-2F and 2I, respectively. FIGS. 2A-2F and 2I are cross-sectional views of the structures along sectional lines 2A-2A, 2B-2B, 2C-2C, 2D-2D, 2E-2E, 2F-2F and 2I-2I shown in FIGS. 3A-3G, respectively.
- (21) As shown in FIGS. **2**A and **3**A, a semiconductor substrate **110** is provided. An isolation structure **120** is formed in the semiconductor substrate **110** to define various active regions **112** of the semiconductor substrate **110**, and to electrically isolate neighboring devices (e.g. transistors) from one another. A gate dielectric material layer **130***a* is deposited over the semiconductor substrate **110** by, for example, a chemical vapor deposition process (CVD process). Thereafter, a gate material layer **140***a* is deposited over the gate dielectric material layer **130***a* by, for example, a CVD process.
- (22) As shown in FIGS. **2**B and **3**B, a patterning process is performed to pattern the gate material layer **140***a* and the gate dielectric material layer **130***a* so as to form a gate **140** and a gate dielectric layer **130** under the gate **140**. The gate **140** may extend across the active region **112** onto the

- isolation structure **120** surrounding the active region **112**.
- (23) The gate **140** has an intermediate portion **142** over the active region **112** and two opposite end portions **144** and **146** over the isolation structure **120**. The intermediate portion **142** is connected between the end portions **144** and **146**. In some embodiments, the intermediate portion **142** and the end portions **144** and **146** have substantially the same gate length L. In some embodiments, the gate length L is shorter than or equal to about 100 nm (e.g., shorter than 60 nm, 50 nm, 40 nm, 30 nm or 20 nm). In some other embodiments, the gate length L is longer than about 100 nm. In some embodiments, the gate **140** is in a straight-line shape.
- (24) Thereafter, as shown in FIGS. **2**C and **3**C, a support film **210** may be deposited on the semiconductor substrate **110** to continuously cover the gate **140** and the isolation structure **120**. In some embodiments, the support film **210** conformally covers the gate **140** and the isolation structure **120**. The support film **210** includes silicon oxides (SiO.sub.2), silicon oxynitrides (SiON), silicon nitrides (SiN), silicon carbonitrides (SiCN), or other suitable insulating materials. The deposition of the support film **210** includes, for example, a CVD process or a physical vapor deposition process (PVD process).
- (25) In some embodiments, the thickness T of the support film **210** ranges from about 5 Å to about 5000 Å. In some embodiments, the thickness T of the support film **210** ranges from about 5 Å to about 1000 Å. In some embodiments, the thickness T of the support film **210** ranges from about 5 Å to about 500 Å. In some embodiments, the thickness T of the support film **210** is substantially the same as the gate length L of the gate **140**.
- (26) Afterwards, as shown in FIGS. 2D and 3D, a photoresist layer 220 may be formed over a portion of the support film 210 over the isolation structure 120. The photoresist layer 220 exposes another portion of the support film 210 over the active region 112. Afterwards, as shown in FIGS. 2E and 3E, an etching process is performed to remove the exposed portion of the support film 210 over the active region 112 by using the photoresist layer 220 as an etching mask. The etching process includes, for example, a dry etching process or a wet etching process. Thereafter, the photoresist layer 220 is removed.
- (27) FIGS. **4**A-**4**B are cross-sectional views of the structures along sectional lines **4**A-**4**A and **4**B-**4**B of FIG. **3**E, respectively. As shown in FIGS. **3**E, **4**A and **4**B, the support film **210** may continuously cover the isolation structure **120** and the end portions **144** and **146** of the gate **140** over the isolation structure **120**. The support film **210** exposes the active region **112** and the intermediate portion **142** of the gate **140** over the active region **112**.
- (28) The support film **210** continuously covering the end portions **144** and **146** and the isolation structure **120** may support the gate **140** to prevent the gate **140** form collapsing in the subsequent processes (such as ion implantation processes and/or cleaning processes). The support film **210** has a first part **211** and a second part **213**, and the second part **213** has a fourth top surface **213***a*. The gate **140** has a first top surface **141**. The isolation structure **120** has a second top surface **121**. The end portion **144** of the gate **140** has a fifth top surface **144***a*.
- (29) Thereafter, as shown in FIGS. **2**F and **3**F, lightly doped regions **114** are formed in the semiconductor substrate **110** by using a suitable process, such as an ion implantation process. The ion implantation process may be performed to introduce p-type impurities (e.g., boron) or n-type impurities (e.g., phosphorus) into the semiconductor substrate **110**. The lightly doped regions **114** may be a lightly doped source region and a lightly doped drain (LDD) region. The lightly doped regions **114** may be located at two opposite sides of the intermediate portion **142**. Afterwards, a cleaning process is performed to clean away the residues formed in the ion implantation process. (30) Afterwards, as shown in FIG. **2**G, a spacer layer **230** may be deposited on the semiconductor substrate **110** by using, for example, a CVD process. The spacer layer **230** includes insulating materials, such as silicon oxides or silicon nitrides.
- (31) Thereafter, as shown in FIG. **2**H, an anisotropic etching process (e.g. a dry etching process) is performed to remove a portion of the spacer layer **230**. The remaining spacer layer **230** is over the

- sidewalls **148** and **132** of the gate **140** and the gate dielectric layer **130**. The remaining spacer layer **230** over the sidewalls **148** and **132** may be configured to electrically isolate the gate **140** from other devices and to act as a mask layer in a subsequent ion implantation process.
- (32) Thereafter, as shown in FIGS. **2**I and **3**G, heavily doped regions **116** are formed in the semiconductor substrate **110** by using a suitable process, such as an ion implantation process. The ion implantation process may be performed to introduce p-type impurities (e.g., boron) or n-type impurities (e.g., phosphorus) into the semiconductor substrate **110**.
- (33) The heavily doped regions 116 may be a heavily doped source region and a heavily doped drain region. The heavily doped regions 116 may be located at the two opposite sides of the intermediate portion 142. The gate 140, the gate dielectric layer 130, the spacer layer 230, the lightly doped regions 114 and the heavily doped regions 116 may constitute a transistor device. (34) In some embodiments, the support film 210 surrounds the active region 112. In some embodiments, the support film 210 is a continuous film and continuously surrounds the active region 112. In some embodiments, the edge 212 of the support film 210 is aligned with the edge of the active region 112. In some embodiments, the edge 212 of the support film 210 exposes the active region 112 and the intermediate portion 142 of the gate 140 to prevent the support film 210 from retarding the formation of the lightly doped regions 114 and the heavily doped regions 116. (35) In some embodiments, the support film 210 covers the whole isolation structure 120 (as shown in FIG. 3G). In some other embodiments, the support film 210 merely covers a portion of the isolation structure 120 (as shown in FIGS. 6 and 7). The support film 210 may be, for example, in a bar shape (as shown in FIGS. 6 and 7).
- (36) As shown in FIG. **6**, the support film **210** has two portions **214** and **216** separated from each other and located at two opposite sides **112***a* and **112***b* of the active region **112**. The portion **214** continuously covers the isolation structure **120** and the end portion **144**. The portion **216** continuously covers the isolation structure **120** and the end portion **146**. As shown in FIG. **7**, the support film **210** is located at only one side **112***a* of the active region **112** and continuously covers the isolation structure **120** and the end portion **144**.
- (37) FIG. **8** is a top view of a semiconductor device, in accordance with some embodiments. As shown in FIG. **8**, after the formation of the lightly doped regions **114** and the cleaning process (as shown in FIGS. **2**F and **3**F), the support film **210** may be removed, and then the steps of FIGS. **2**G-**2**I are subsequently performed.
- (38) Embodiments of mechanisms for forming a semiconductor device as described above include forming a support film over an isolation structure in a semiconductor substrate to cover the isolation structure and at least one end portion of a gate over the isolation structure. Therefore, the support film may support the gate to prevent the gate from collapsing in the subsequent processes. (39) In accordance with some embodiments, a semiconductor device is provided. The semiconductor device includes a semiconductor substrate. The semiconductor device includes an isolation structure in the semiconductor substrate. The isolation structure surrounds an active region of the semiconductor substrate. The semiconductor device includes a gate over the semiconductor substrate. The gate is across the active region and extends onto the isolation structure. The semiconductor device includes a support film over the isolation structure. The support film is a continuous film which continuously covers the isolation structure and the gate over the isolation structure, the support film conformally covers a first portion of a first top surface and a second portion of a first sidewall of the gate and a second top surface of the isolation structure, the first top surface and the second top surface face away from the semiconductor substrate, the entire support film and an entire topmost surface of the active region do not overlap with each other, the topmost surface of the active region faces the gate, the support film has a first part and a second part, the first part is over the first top surface, the second part is over the second top surface, a first distance between a third top surface of the first part and the second top surface is

greater than a second distance between a fourth top surface of the second part and the second top surface, and the first distance and the second distance are measured along an axis perpendicular to the second top surface.

(40) In accordance with some embodiments, a semiconductor device is provided. The semiconductor device includes. The semiconductor device includes a semiconductor substrate. The semiconductor device includes an isolation structure in the semiconductor substrate. The isolation structure surrounds an active region of the semiconductor substrate. The semiconductor device includes a gate over the semiconductor substrate. The gate is across the active region and extends onto the isolation structure. The semiconductor device includes a patterned insulating layer over the semiconductor substrate, the gate, and the isolation structure and exposing an intermediate portion of the gate and the active region. The patterned insulating layer is over a first top surface and a sidewall of the gate and a second top surface of the isolation structure, the first top surface and the second top surface face away from the semiconductor substrate, the entire patterned insulating layer and an entire topmost surface of the active region do not overlap with each other, the topmost surface of the active region faces the gate, the patterned insulating layer has a first part and a second part, the first part is over the first top surface, the second part is over the second top surface, and the second part is between the first part and the isolation structure along an axis perpendicular to the second top surface.

(41) In accordance with some embodiments, a semiconductor device is provided. The semiconductor device includes a semiconductor substrate. The semiconductor device includes an isolation structure in the semiconductor substrate. The isolation structure surrounds an active region of the semiconductor substrate. The semiconductor device includes a gate over the semiconductor substrate. The gate is across the active region and extends onto the isolation structure, the gate has an intermediate portion and a first end portion, the intermediate portion is over the active region, and the first end portion is over the isolation structure. The semiconductor device includes a support film over the isolation structure and the first end portion. The support film continuously covers a first top surface and a first sidewall of the first end portion and a second top surface of the isolation structure, the first top surface and the second top surface face away from the semiconductor substrate, the support film is spaced apart from the active region, a portion of the support film covering the gate has an inverted U shape in a cross-sectional view of the support film and the gate, the support film has a first part and a second part, and the first part is higher than the second part in an direction perpendicular to the second top surface. (42) Although the embodiments and their advantages have been described in detail, it should be understood that various changes, substitutions, and alterations can be made herein without departing from the spirit and scope of the embodiments as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods, and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. In addition, each claim constitutes a separate embodiment, and the combination of various claims and embodiments are within the scope of the disclosure.

Claims

1. A semiconductor device, comprising: a semiconductor substrate; an isolation structure in the semiconductor substrate, wherein the isolation structure surrounds an active region of the

semiconductor substrate; a gate over the semiconductor substrate, wherein the gate is across the active region and extends onto the isolation structure, and the gate has a first sidewall across the active region and extending onto the isolation structure; a spacer layer covering a middle portion of the first sidewall and across a boundary between the active region and the isolation structure; and a support film over the isolation structure, wherein the support film is a continuous film which continuously covers the isolation structure and the gate over the isolation structure, the support film conformally covers a first portion of a first top surface and a second portion of a second sidewall of the gate and a second top surface of the isolation structure, the first top surface and the second top surface face away from the semiconductor substrate, the entire support film and an entire topmost surface of the active region do not overlap with each other, the topmost surface of the active region faces the gate, the support film has a third top surface, a first inner wall, and a second inner wall, the first inner wall and the second inner wall face each other and are connected to the third top surface, the entire topmost surface of the active region and the entire spacer layer are between the first inner wall and the second inner wall in a top view of the active region, the spacer layer, and the support film, a first distance between the first inner wall and the second inner wall is substantially equal to a first length of the spacer layer, the first length is measured in a direction from the first inner wall toward the second inner wall, the gate has a corner between the first top surface and the second sidewall, the support film has a corner part wrapped around the corner, the corner part is connected to the first part, and the corner part has a convex curved surface facing away from the corner.

- 2. The semiconductor device as claimed in claim 1, wherein the support film has an opening, and the opening exposes an intermediate portion of the gate and the active region.
- 3. The semiconductor device as claimed in claim 2, wherein the opening further exposes a third portion of the isolation structure adjacent to the active region.
- 4. The semiconductor device as claimed in claim 3, wherein the third portion surrounds the active region.
- 5. The semiconductor device as claimed in claim 3, wherein the opening further exposes a fourth portion of the isolation structure, and the active region is between the third portion and the fourth portion.
- 6. The semiconductor device as claimed in claim 1, wherein the spacer layer is in direct contact with the support film.
- 7. The semiconductor device as claimed in claim 6, wherein the spacer layer is in direct contact with the isolation structure.
- 8. The semiconductor device as claimed in claim 1, wherein a portion of the support film covering the gate has an inverted U shape in a cross-sectional view of the support film and the gate.
- 9. The semiconductor device as claimed in claim 1, wherein the support film has an opening exposing a portion of the isolation structure, and the portion of the isolation structure has a U shape in a top view of the support film and the isolation structure.
- 10. The semiconductor device as claimed in claim 1, wherein a third portion of the third top surface of the support film is higher than the first top surface of the gate relative to the second top surface of the isolation structure.
- 11. The semiconductor device as claimed in claim 1, wherein the spacer layer overlaps a topmost portion of the isolation structure in a top view of the spacer layer and the isolation structure.
- 12. A semiconductor device, comprising: a semiconductor substrate; an isolation structure in the semiconductor substrate, wherein the isolation structure surrounds an active region of the semiconductor substrate; a gate over the semiconductor substrate, wherein the gate is across the active region and extends onto the isolation structure, and the gate has a first sidewall across the active region and extending onto the isolation structure; a spacer layer covering a middle portion of the first sidewall and across a boundary between the active region and the isolation structure; and a patterned insulating layer over the semiconductor substrate, the gate, and the isolation structure and

exposing an intermediate portion of the gate and the active region, wherein the patterned insulating layer is over a first top surface and a second sidewall of the gate and a second top surface of the isolation structure, the first top surface and the second top surface face away from the semiconductor substrate, the entire patterned insulating layer and an entire topmost surface of the active region do not overlap with each other, the topmost surface of the active region faces the gate, the patterned insulating layer has a third top surface, a first inner wall, and a second inner wall, the first inner wall and the second inner wall face each other and are connected to the third top surface, the entire topmost surface of the active region and the entire spacer layer are between the first inner wall and the second inner wall in a top view of the active region, the spacer layer, and the patterned insulating layer, the spacer layer has a first end surface and a second end surface, the first end surface is substantially level with the first inner wall and faces away from the second inner wall, and the second end surface is substantially level with the second inner wall and faces away from the first inner wall.

- 13. The semiconductor device as claimed in claim 12, wherein the patterned insulating layer is a continuous film which continuously covers the second top surface of the isolation structure and the first top surface and the second sidewall of the gate over the isolation structure.
- 14. The semiconductor device as claimed in claim 13, wherein the patterned insulating layer conformally covers the isolation structure and the first top surface and the second sidewall of the gate over the isolation structure.
- 15. The semiconductor device as claimed in claim 12, wherein the patterned insulating layer has an opening, and the opening is wider than the active region as measured along an axis perpendicular to a longitudinal axis of the gate.
- 16. The semiconductor device as claimed in claim 15, wherein the opening exposes the intermediate portion, the active region and a portion of the isolation structure.
- 17. The semiconductor device as claimed in claim 16, wherein the portion of the isolation structure continuously surrounds the active region.
- 18. A semiconductor device, comprising: a semiconductor substrate; an isolation structure in the semiconductor substrate, wherein the isolation structure surrounds an active region of the semiconductor substrate; a gate over the semiconductor substrate, wherein the gate is across the active region and extends onto the isolation structure, the gate has an intermediate portion and a first end portion, the intermediate portion is over the active region, the first end portion is over the isolation structure, and the gate has a first sidewall across the active region and extending onto the isolation structure; a spacer layer covering a middle portion of the first sidewall and across a boundary between the active region and the isolation structure; and a support film over the isolation structure and the first end portion, wherein the support film continuously covers a first top surface and a second sidewall of the first end portion and a second top surface of the isolation structure, the first top surface and the second top surface face away from the semiconductor substrate, the support film is spaced apart from the active region, the support film has a third top surface, a first inner wall, and a second inner wall, the first inner wall and the second inner wall face each other and are connected to the third top surface, an entire topmost surface of the active region and the entire spacer layer are between the first inner wall and the second inner wall in a top view of the active region, the spacer layer, and the support film, the spacer layer extends from the first inner wall to the second inner wall, the spacer layer has a third sidewall, the second sidewall and the third sidewall face away from the second inner wall, and the third sidewall is closer to the second inner wall than the second sidewall.
- 19. The semiconductor device as claimed in claim 18, wherein the gate further has a second end portion over the isolation structure, the support film further continuously covers a fourth top surface and a fourth sidewall of the second end portion, and the fourth top surface faces away from the semiconductor substrate.