

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12389591
Kind Code	B2
Date of Patent	August 12, 2025
Inventor(s)	Zhang; Kui et al.

Semiconductor structure and method for manufacturing semiconductor structure

Abstract

A semiconductor structure includes a semiconductor base, a bit line and a word line. The semiconductor base includes a substrate and an isolation structure arranged above the substrate and configured to isolate a plurality of active regions from each other. The bit line is arranged in the substrate and connected to the plurality of active regions. The word line intersects with the plurality of active regions and surrounds the plurality of active regions.

Inventors:	Zhang; Kui (Hefei, CN), Ying; Zhan (Hefei, CN)
Applicant:	CHANGXIN MEMORY TECHNOLOGIES, INC. (Hefei, CN)
Family ID:	1000008750659
Assignee:	CHANGXIN MEMORY TECHNOLOGIES, INC. (Hefei, CN)
Appl. No.:	17/650274
Filed:	February 08, 2022

Prior Publication Data

Document Identifier	Publication Date
US 20220157828 A1	May. 19, 2022

Foreign Application Priority Data

CN	202011056615.8	Sep. 30, 2020
----	----------------	---------------

Related U.S. Application Data

continuation parent-doc WO PCT/CN2021/106604 20210715 PENDING child-doc US 17650274

Publication Classification

Int. Cl.: H10B12/00 (20230101); H10D30/01 (20250101); H10D30/67 (20250101)

U.S. Cl.:

CPC H10B12/482 (20230201); H10B12/05 (20230201); H10B12/315 (20230201);
H10D30/031 (20250101); H10D30/6728 (20250101);

Field of Classification Search

CPC: H01L (29/66742); H01L (29/78); H01L (29/78642); H10B (12/05); H10B (12/315);
H10B (12/482); H10B (12/488); H10D (30/031); H10D (30/60); H10D (30/6728)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
5817552	12/1997	Roesner	N/A	N/A
7948027	12/2010	Renn	257/349	H10B 12/36
8907417	12/2013	Yang	N/A	N/A
9224741	12/2014	Yang	N/A	N/A
10134739	12/2017	Zang	N/A	H01L 27/1248
2010/0090263	12/2009	Kunkel	N/A	N/A
2013/0334583	12/2012	Yang	N/A	N/A
2015/0054066	12/2014	Yang	N/A	N/A
2022/0102381	12/2021	Zhang	N/A	H10B 12/485
2022/0165738	12/2021	Zhang	N/A	H01L 29/78642

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
101090117	12/2006	CN	N/A
107026087	12/2016	CN	N/A
108461496	12/2017	CN	N/A
108878424	12/2017	CN	N/A
109003938	12/2017	CN	N/A
109309092	12/2018	CN	N/A
110896074	12/2019	CN	N/A
110931429	12/2019	CN	N/A
110931487	12/2019	CN	N/A
110957319	12/2019	CN	N/A

OTHER PUBLICATIONS

U.S. Appl. No. 17/503,475, filed Oct. 18, 2021. (Year: 2021). cited by examiner

Primary Examiner: Hanley; Britt D

Assistant Examiner: Quinto; Kevin

Background/Summary

CROSS-REFERENCE TO RELATED APPLICATIONS (1) This is a continuation of International Patent Application No. PCT/CN2021/106604 filed on Jul. 15, 2021, which claims priority to Chinese patent application No. 202011056615.8 filed on Sep. 30, 2020. The disclosures of the above-referenced applications are hereby incorporated by reference in their entirety.

BACKGROUND

(1) With the increase of the integration in a semiconductor manufacturing process, it is a tendency to improve the integration density of a memory.

(2) A dynamic random access memory (DRAM) is a semiconductor memory, which includes an array region consisting of a plurality of memory cells and a peripheral region constituted by a control circuit. Each memory cell includes a transistor electrically connected to a capacitor, and the transistor controls storage or release of charge in the capacitor to achieve the purpose of storing data. The control circuit may be located to each memory cell to control the access of the data thereof through a word line (WL) and a bit line (BL) which span across the array region and are electrically connected to each memory cell.

SUMMARY

(3) The disclosure relates to the field of semiconductors, and in particular to a semiconductor structure and a method for manufacturing the semiconductor structure.

(4) The disclosure provides a semiconductor structure and a method for manufacturing the semiconductor structure.

(5) According to a first aspect of the disclosure, a semiconductor structure is provided, including a semiconductor base, at least one bit line and at least one word line.

(6) The semiconductor base includes a substrate and an isolation structure. The isolation structure is arranged above the substrate and configured to isolate a plurality of active regions from each other.

(7) The bit line is arranged in the substrate and connected to the plurality of active regions.

(8) The word line intersects with the plurality of active regions and surrounds the plurality of active regions.

(9) According to a second aspect of the disclosure, a method for manufacturing a semiconductor structure is provided, including the following operations.

(10) A substrate is formed.

(11) A bit line is formed in the substrate.

(12) A plurality of active regions are formed on the substrate. The bit line is connected to the plurality of active regions.

(13) A word line is formed above the bit line. The word line intersects with the plurality of active regions and surrounds the plurality of active regions.

(14) It should be understood that, both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the disclosure.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) Various objects, features, and advantages of the disclosure will become more apparent from the following detailed description of preferred embodiments of the disclosure when considered in combination with the accompanying drawings. The drawings are only exemplary illustrations of

the disclosure and are not necessarily drawn to scale. In the drawings, like reference numerals refer to the same or similar parts throughout. In the drawings:

- (2) FIG. 1 is a flow chart of a method for manufacturing a semiconductor structure according to an exemplary embodiment.
- (3) FIG. 2 is a schematic diagram illustrating the formation of a substrate and a mask layer in a method for manufacturing a semiconductor structure according to an exemplary embodiment.
- (4) FIG. 3 is a top view illustrating the formation of an opening in a method for manufacturing a semiconductor structure according to an exemplary embodiment.
- (5) FIG. 4 is a cross-sectional view taken along A-A in FIG. 3.
- (6) FIG. 5 is a top view illustrating the formation of a bit line in a method for manufacturing a semiconductor structure according to an exemplary embodiment.
- (7) FIG. 6 is a cross-sectional view taken along B-B in FIG. 5.
- (8) FIG. 7 is a top view illustrating the formation of a third semiconductor layer in a method for manufacturing a semiconductor structure according to an exemplary embodiment.
- (9) FIG. 8 is a cross-sectional view taken along C-C in FIG. 7.
- (10) FIG. 9 is a top view illustrating the formation of a drain region in a method for manufacturing a semiconductor structure according to an exemplary embodiment.
- (11) FIG. 10 is a cross-sectional view taken along D-D in FIG. 9.
- (12) FIG. 11 is a top view illustrating the formation of a first insulating dielectric layer in a method for manufacturing a semiconductor structure according to an exemplary embodiment.
- (13) FIG. 12 is a cross-sectional view taken along E-E in FIG. 11.
- (14) FIG. 13 is a top view illustrating the formation of a fourth semiconductor layer in a method for manufacturing a semiconductor structure according to an exemplary embodiment.
- (15) FIG. 14 is a cross-sectional view taken along F-F in FIG. 13.
- (16) FIG. 15 is a top view illustrating the formation of a channel region and a source region in a method for manufacturing a semiconductor structure according to an exemplary embodiment.
- (17) FIG. 16 is a cross-sectional view taken along G-G in FIG. 15.
- (18) FIG. 17 is a top view illustrating the formation of a second insulating dielectric layer in a method for manufacturing a semiconductor structure according to an exemplary embodiment.
- (19) FIG. 18 is a cross-sectional view taken along H-H in FIG. 17.
- (20) FIG. 19 is a top view illustrating the formation of a conductive material layer in a method for manufacturing a semiconductor structure according to an exemplary embodiment.
- (21) FIG. 20 is a cross-sectional view taken along I-I in FIG. 19.
- (22) FIG. 21 is a top view illustrating the formation of a word line in a method for manufacturing a semiconductor structure according to an exemplary embodiment.
- (23) FIG. 22 is a cross-sectional view taken along J-J in FIG. 21.
- (24) FIG. 23 is a top view illustrating the formation of a second insulating dielectric layer in a method for manufacturing a semiconductor structure according to an exemplary embodiment.
- (25) FIG. 24 is a cross-sectional view taken along K-K in FIG. 23.
- (26) Reference numerals are illustrated as follows. **10**, semiconductor base; **11**, active region; **111**, drain region; **112**, channel region; **113**, source region; **12**, substrate; **121**, first semiconductor layer; **122**, oxide insulation layer; **123**, second semiconductor layer; **13**, isolation structure; **131**, first insulating dielectric layer; **132**, gate oxide layer; **133**, second insulating dielectric layer; **20**, bit line; **21**, bit line isolation layer; **22**, barrier layer; **23**, conductive layer; **30**, word line;
- (27) **40**, opening; **41**, third semiconductor layer; **42**, fourth semiconductor layer; **44**, conductive material layer; **45**, oxide layer; **46**, nitride layer; **47**, photoresist.

DETAILED DESCRIPTION

(28) Typical embodiments that embody the features and advantages of the disclosure will be described in detail in the following description. It is to be understood that the disclosure can be changed in different embodiments without departing from the scope of the disclosure, and that the

description and drawings are illustrative in nature and are not intended to limit the disclosure.

(29) In the following description of different exemplary embodiments of the disclosure, reference is made to the accompanying drawings, which form a part of the disclosure, and in which different exemplary structures, systems, and operations for implementing various aspects of the disclosure are shown by way of an example. It is to be understood that other specific solutions of a part, a structure, an exemplary device, a system, and an operation may be utilized, and a structural and functional modification may be made without departing from the scope of the disclosure.

Moreover, although terms “above”, “between”, “within”, and the like may be used in the specification to describe different exemplary features and elements of the disclosure, these terms are used herein for convenience only, for example, according to a direction of the example in the drawings. Any content in the specification should not be construed as requiring a specific three-dimensional direction of the structure to fall within the scope of the disclosure.

(30) In an DRAM, an embedded type WL structure is mainly adopted, which is greater in unit configuration size and limited in control ability.

(31) An embodiment of the disclosure provides a method for manufacturing a semiconductor structure. Referring to FIG. 1, the method for manufacturing the semiconductor structure includes the following operations.

(32) **S101**, a substrate **12** is formed.

(33) **S103**, a bit line **20** is formed in the substrate **12**.

(34) **S105**, a plurality of active regions **11** are formed on the substrate **12**. The bit line **20** is connected to the plurality of active regions **11**.

(35) **S107**, a word line **30** is formed above the bit line **20**. The word line **30** intersects with the plurality of active regions **11** and surrounds the plurality of active regions **11**.

(36) According to the method for manufacturing the semiconductor structure in an embodiment of the disclosure, the embedded type bit line **20** is formed in the substrate **12**, and the active regions **11** and the word line **30** are formed above the bit line **20**. The word line **30** is connected to the active regions **11** and the word line **30** intersects with the active regions **11**, so that bit line contact holes for connecting the bit line **20** to the active regions **11** are omitted. The unit configuration size on the substrate **12** is small, i.e., the size of the semiconductor structure may be further reduced, and the control ability of the embedded type bit line **20** is stronger, so that the performance of the semiconductor structure is improved.

(37) It should be noted that, a vertical type memory transistor is formed on an overlapped area in which the bit line **20** spatially intersects with the word line **30**, and the vertical type transistor is arranged on the bit line **20** and connected to the bit line **20**. One overlapped area corresponds to one vertical type memory transistor. The vertical type memory transistor includes active regions **11**.

(38) In a related art, the width size of one memory transistor in a direction perpendicular to the word line is $3F$, and the width size of one memory transistor in a direction perpendicular to the bit line is $2F$. The area of one memory transistor that needs to be configured on the substrate is $6F^2$ ($3F \times 2F$, namely a 3×2 embedded type word line structure), in which F is the minimum feature size. That is, the minimum line width size and the minimum line spacing size may be obtained based on the resolution of a current lithography apparatus. The minimum linear width size and the minimum linear spacing size are equal. Based on the resolution of the current lithography apparatus, the unit size of the manufactured memory transistor may only be $6F^2$, which may not be further reduced.

(39) The unit configuration size refers to the unit configuration size, which needs to be configured on a substrate, for a memory cell. The unit configuration size includes a size actually occupied by one memory cell on the substrate, and a spacing size needing to be reserved between the memory cell and an adjacent memory cell. For example, if the size occupied by N memory transistors on the substrate is M , the unit configuration size of one memory transistor on the substrate is N/M . For the vertical type memory transistor based on a vertical structure, the word line and the bit line spatially intersect with each other and have an overlapped area, and one overlapped area corresponds to one

vertical type memory transistor.

(40) According to the semiconductor structure manufactured in the embodiment, the bit line **20** with the minimum feature size F and the word line **30** with the minimum feature size F may be formed according to related preparation processes, and both the line spacing between the formed adjacent bit lines **20** and the line spacing between the formed adjacent word lines **30** is greater than or equal to the minimum feature size F , so that the width size of one vertical type memory transistor in the direction perpendicular to the bit lines is $2F$ and the width size of one vertical type memory transistor in a direction perpendicular to the word lines is also $2F$. As a result, the unit configuration size of the vertical type memory transistor may be $4F^2$ accordingly ($2F \times 2F$, namely a 2×2 embedded type bit line structure). That is, the unit configuration size of the vertical type memory transistor is greater than or equal to 4 times the square of the minimum feature size. Compared with 3×2 embedded type word line structure, the unit configuration size is smaller, namely stacking density is higher.

(41) In an embodiment, the substrate **12** is an SOI substrate.

(42) In an embodiment, the method for manufacturing the semiconductor structure further includes the following operation. An isolation structure **13** covering the substrate **12** is formed. The word line **30** and the active regions **11** are arranged in the isolation structure **13**.

(43) In an embodiment, the operation that the substrate **12** is formed includes the following operations. A first semiconductor layer **121** is provided, an oxide insulation layer **122** is formed on the first semiconductor layer **121**, and a second semiconductor layer **123** is formed on the oxide insulation layer **122**.

(44) Specifically, the first semiconductor layer **121** may be made of a silicon-containing material. The first semiconductor layer **121** may be made of any suitable material, for example including at least one of silicon, monocrystalline silicon, polysilicon, amorphous silicon, silicon germanium, monocrystalline silicon germanium, polysilicon germanium and carbon doped silicon.

(45) The oxide insulation layer **122** may include materials such as Silicon Dioxide (SiO_2) and Silicon Oxycarbide (SiOC).

(46) The second semiconductor layer **123** may be made of a silicon-containing material. The second semiconductor layer **123** may be made of any suitable material, for example including at least one of silicon, monocrystalline silicon, polysilicon, amorphous silicon, silicon germanium, monocrystalline silicon germanium, polysilicon germanium and carbon doped silicon.

(47) It is to be noted that, the first semiconductor layer **121**, the oxide insulation layer **122** and the second semiconductor layer **123** form the Silicon-On-Insulator (SOI) in which the bit line **20** is arranged.

(48) In an embodiment, the thickness of the oxide insulation layer **122** is greater than 100 nm, and the thickness of the second semiconductor layer **123** ranges from 18 nm to 22 nm.

(49) In an embodiment, the operation that the bit line **20** is formed includes the following operations. An opening **40** is formed in the substrate **12**, in which a bottom surface of the opening **40** is arranged in the oxide insulation layer **122**. The bit line **20** is formed in the opening **40**. A top end of the bit line **20** is not higher than a lower surface of the second semiconductor layer **123**, namely the bit line **20** is embedded into the oxide insulation layer **122**.

(50) In an embodiment, in combination with FIG. 2, a mask layer is covered on the SOI formed through the first semiconductor layer **121**, the oxide insulation layer **122** and the second semiconductor layer **123**, and a mask pattern is formed on the mask layer. The mask pattern corresponds to an area where the bit line **20** is located (a three-dimensional type space, that is, upper and lower spaces are areas where the bit line **20** is located based on a plane where the bit line **20** is located). The opening **40** is formed by etching the area where the mask pattern is located, with reference to FIG. 3 and FIG. 4. The bit line **20** is finally formed in the opening **40**, with reference to FIG. 5 and FIG. 6.

(51) In an embodiment, the mask layer includes an oxide layer **45**, a nitride layer **46** and photoresist

47. In combination with FIG. 2, the oxide layer 45 is formed on the second semiconductor layer 123, the nitride layer 46 is formed on the oxide layer 45, and the photoresist 47 is formed on the nitride layer 46. The opening 40 is formed by photoetching. The opening 40 does not penetrate through the oxide insulation layer 122, and the depth of the opening 40 in the oxide insulation layer 122 ranges from 40 nm to 70 nm and the width of the opening 40 in the oxide insulation layer 122 ranges from 30 nm to 70 nm.

(52) It is to be noted that, the oxide insulation layer 122, the oxide layer 45, the nitride layer 46 and the photoresist 47 may be formed through a Physical Vapor Deposition (PVD) process, a Chemical Vapor Deposition (CVD) process or an Atomic Layer Deposition (ALD) process.

(53) In an embodiment, the bit line 20 includes a bit line isolation layer 21 arranged in the oxide insulation layer 122, a barrier layer 22 covering an inner surface of the bit line isolation layer 21, and a conductive layer 23 arranged in the barrier layer 22. The barrier layer 22 covers an upper surface of the conductive layer 23, and the barrier layer 22 is connected to the active regions 11.

(54) In combination with FIG. 5 and FIG. 6, the bit line isolation layer 21 covering the inner surface of the opening 40 is formed in the opening 40. The barrier layer 22 covering the inner surface of the bit line isolation layer 21 is formed in the opening 40. The conductive layer 23 is filled in the opening 40. The barrier layer 22 covers the upper surface of the conductive layer 23. The barrier layer 22 may only cover the upper surface of the conductive layer 23, that is to say, the upper surface of the bit line isolation layer 21 is exposed. Certainly, the barrier layer 22 may completely cover the upper surface of the conductive layer 23 and the upper surface of the bit line isolation layer 21.

(55) Specifically, the bit line isolation layer 21 may include materials such as Silicon Nitride (SiN) and Nitrogen Silicon Carbide (SiCN). The barrier layer 22 may include at least one of Tungsten Silicide (WSi), Titanium Nitride (TiN) and Titanium (Ti), and the conductive layer 23 may include Tungsten (W).

(56) It is to be noted that, the bit line isolation layer 21, the barrier layer 22 and the conductive layer 23 may be formed through a PVD process, a CVD process, an ALD process, a remote plasma nitridization (RPN) process, a thermal oxidization process, and the like, which may be not limited herein.

(57) In an embodiment, the operation that the active regions 11 are formed includes the following operations. A drain region 111 is formed on the bit line 20; a channel region 112 is formed on the drain region 111; and a source region 113 is formed on the channel region 112. That is to say, the drain region 111, the channel region 112 and the source region 113 are sequentially arranged in the vertical direction to form three-dimensional type active regions 11.

(58) In an embodiment, the operation that the active regions 11 are formed includes the following operations. A third semiconductor layer 41 covering an upper surface of the bit line 20 is formed on the second semiconductor layer 123. A portion of the second semiconductor layer 123 and a portion of the third semiconductor layer 41 are etched, in which a remaining portion of the second semiconductor layer 123 and a remaining portion of the third semiconductor layer 41 form the drain region 111. A fourth semiconductor layer 42 is formed on the drain region 111. A portion of the fourth semiconductor layer 42 is etched, in which a remaining portion of the fourth semiconductor layer 42 forms the channel region 112 and the source region 113, and the drain region 111, the channel region 112 and the source region 113 form the active regions 11.

(59) Specifically, after the bit line 20 is formed, the mask layer covering the second semiconductor layer 123 is removed, and the third semiconductor layer 41 is formed on the second semiconductor layer 123. As shown in FIG. 7 and FIG. 8, the third semiconductor layer 41 covers the bit line 20, and the second semiconductor layer 123 and the third semiconductor layer 41 may be made of the same material.

(60) The third semiconductor layer 41 is covered with the mask layer, and a mask pattern is formed on the mask layer and corresponds to an area where the drain region 111 is located. The second

semiconductor layer **123** and the third semiconductor layer **41** outside the mask pattern are etched, and a remaining portion of the second semiconductor layer **123** and a remaining portion of the third semiconductor layer **41** form a plurality of drain regions **111** which are spaced apart from each other as shown in FIG. **9** and FIG. **10**. In the embodiment, the width of the drain region **111** is greater than the width of the bit line **20**. Further, the width of the drain region **111** is greater than the width of the bit line **20** by 3 nm to 10 nm.

(61) In an embodiment, the second semiconductor layer **123** and the third semiconductor layer **41** may be made of monocrystalline silicon. The drain region **111** is formed by in-situ doping the monocrystalline silicon or implanting ions to the monocrystalline silicon after the third semiconductor layer **41** is formed on the second semiconductor layer **123** through an epitaxial growth (Epi) process, that is, after the second semiconductor layer **123** and the third semiconductor layer **41** form the monocrystalline silicon. The second semiconductor layer **123** may be formed by an Epi process.

(62) Correspondingly, the fourth semiconductor layer **42** may be made of monocrystalline silicon, and the channel region **112** and the source region **113** are formed by in-situ doping said monocrystalline silicon or implanting ions to said monocrystalline silicon after said monocrystalline silicon is formed based on the drain region **111** through an Epi process.

(63) In the embodiment, the Epi process may be a selective Epi process.

(64) It is to be noted that, the drain region **111**, the channel region **112** and the source region **113** respectively form a drain, a trench region and a source of a vertical type memory transistor. Each of the drain region **111**, the channel region **112** and the source region **113** includes first doping, second doping and third doping, the first doping and the third doping are first conductive type doping, and the second doping is second conductive type doping contrary to the first conductive type doping. The first conductive type doping may be P type and the second conductive type doping may be N type; or the first conductive type doping may be N type and the second conductive type doping may be P type. The source region **113** is configured to be connected to a memory element (for example, a memory capacitor).

(65) In an embodiment, the operation that the word line **30** is formed includes the following operations. A first insulating dielectric layer **131** covering a side wall of the drain region **111** is formed on the oxide insulation layer **122**. A gate oxide layer **132** is formed on the first insulating dielectric layer **131**, in which the gate oxide layer **132** covers a top end of the drain region **111**, a side wall of the channel region **112** and a bottom end and a side wall of the source region **113**. A conductive material layer **44** is formed on a surface of the gate oxide layer **132**. The conductive material layer **44** outside an area in which the word line **30** is to be located is etched, in which a remaining portion of the conductive material layer **44** forms the word line **30**. A second insulating dielectric layer **133** is formed on the first insulating dielectric layer **131**, in which the channel region **112**, the source region **113** and the word line **30** are arranged in the second insulating dielectric layer **133**, and the first insulating dielectric layer **131** and the second insulating dielectric layer **133** form an isolation structure **13**.

(66) On the basis of FIG. **9** and FIG. **10**, after the drain region **111** is formed, the first insulating dielectric layer **131** covering the side wall of the drain region **111** is formed on the oxide insulation layer **122**, as shown in FIG. **11** and FIG. **12**.

(67) On the basis of FIG. **11** and FIG. **12**, the fourth semiconductor layer **42** is formed on the drain region **111**. As shown in FIG. **13** and FIG. **14**, the fourth semiconductor layer **42** is selectively etched to form the channel region **112** and the source region **113**. The width of the channel region **112** is smaller than the width of the drain region **111**, and the width of the channel region **112** is also smaller than the width of the source region **113**, as shown in FIG. **15** and FIG. **16**.

(68) On the basis of FIG. **15** and FIG. **16**, the gate oxide layer **132** as shown in FIG. **17** and FIG. **18** is formed. The gate oxide layer **132** covers the first insulating dielectric layer **131**, the top end of the drain region **111**, the side wall of the channel region **112** as well as the bottom end, the side wall

and the top end of the source region **113**.

(69) On the basis of FIG. **17** and FIG. **18**, a space between the active regions **11** is filled with the conductive material layer **44** to form a structure as shown in FIG. **19** and FIG. **20**. A mask layer is formed above the conductive material layer **44** and the active regions **11**, a mask pattern which corresponds to the area where the word line **30** is located is formed on the mask layer. An area outside the mask pattern is etched to form the word line **30** as shown in FIG. **21** and FIG. **22**.

(70) On the basis of FIG. **21** and FIG. **22**, the second insulating dielectric layer **133** as shown in FIG. **23** and FIG. **24** is formed. A hole for allowing the source region **113** to be connected to a memory element (for example, a memory capacitor) is formed in the top end of the second insulating dielectric layer **133**. The second insulating dielectric layer **133** covers the top end of the source region **113**.

(71) It is to be noted that, when the second insulating dielectric layer **133** is formed, the gate oxide layer **132** on the first insulating dielectric layer **131** needs to be removed, so that the second insulating dielectric layer **133** is formed on the first insulating dielectric layer **131**, and the gate oxide layer **132** only covers the active regions **11**.

(72) Specifically, the conductive material layer **44** may include Tungsten (W), and the first insulating dielectric layer **131**, the gate oxide layer **132** and the second insulating dielectric layer **133** may be made of an insulating material, for example, SiO₂, SiOC, SiN, SiCN and the like, which may be not limited herein.

(73) It is to be noted that, the first insulating dielectric layer **131**, the gate oxide layer **132** and the second insulating dielectric layer **133** may be formed through a PVD process, a CVD process, an ALD process, a RPN process, a thermal oxidization process, an In-Situ Steam Generation (ISSG) process, a spin on dielectric (SOD) process and the like, which may be not limited herein.

(74) It is to be noted that, a Chemical Mechanical Polishing (CMP) process is a general process which be matched with formation of a semiconductor structure. For example, the formed third semiconductor layer **41** may be ground and polished through the CMP process. Correspondingly, the first insulating dielectric layer **131**, the gate oxide layer **132** and the second insulating dielectric layer **133** also may be ground and polished through the CMP process, which may be not limited herein and may be selected according to the specific needs.

(75) An embodiment of the disclosure further provides a semiconductor structure. Referring to FIG. **23** and FIG. **24**, the semiconductor structure includes a semiconductor base **10**, a bit line **20** and a word line **30**. The semiconductor base **10** includes a substrate **12** and an isolation structure **13** arranged above the substrate **12**. The isolation structure **13** is configured to isolate a plurality of active regions **11** from each other. The bit line **20** is arranged in the substrate **12** and connected to the plurality of active regions **11**. The word line **30** is arranged on the isolation structure **13**, intersects with the plurality of active regions **11** and surrounds the plurality of active regions **11**.

(76) According to the semiconductor structure of an embodiment of the disclosure, the bit line **20** is arranged in the substrate **12**, and connected to the plurality of active regions **11**. The word line **30** intersects with the plurality of active regions **11** and surrounds the plurality of active regions **11**. In such a manner, the unit configuration size on the semiconductor base **10** is small, that is, the size of the semiconductor structure is further reduced, and the control ability of the embedded type bit line **20** is stronger, so that the performance of the semiconductor structure is improved.

(77) In an embodiment, as shown in FIG. **24**, the bit line **20** includes a bit line isolation layer **21** arranged in the substrate **12**, a barrier layer **22** covering the inner surface of the bit line isolation layer **21**, and a conductive layer **23** arranged in the barrier layer **22**. The barrier layer **22** covers the upper surface of the conductive layer **23**, and the barrier layer **22** is connected to the active regions **11**.

(78) In an embodiment, the semiconductor structure includes a plurality of bit lines **20** extending in a first preset direction and a plurality of word lines **30** extending in a second preset direction. The first preset direction is perpendicular to the second preset direction.

- (79) In an embodiment, the substrate **12** is an SOI substrate, that is, the bit line **20** is arranged in the SOI substrate.
- (80) In an embodiment, a part of the active regions **11** are formed through the SOI substrate or none of the active regions **11** include the SOI substrate.
- (81) In an embodiment, the substrate **12** includes a first semiconductor layer **121**, an oxide insulation layer **122** arranged on the first semiconductor layer **121**, and a second semiconductor layer **123** arranged on the oxide insulation layer **122**. The bit line **20** is arranged in the oxide insulation layer **122**. The isolation structure **13** is arranged on the oxide insulation layer **122** and covers the second semiconductor layer **123**. The active regions **11** include the second semiconductor layer **123**.
- (82) It is to be noted that, the first semiconductor layer **121**, the oxide insulation layer **122** and the second semiconductor layer **123** form the SOI in which the bit line **20** is arranged. During the manufacture of the semiconductor structure, a portion of the second semiconductor layer **123** is removed, and the remaining portion of the second semiconductor layer **123** forms the active regions **11**.
- (83) In an embodiment, the substrate **12** includes the first semiconductor layer **121** and the oxide insulation layer **122**, that is, the second semiconductor layer **123** is removed during the manufacture of the semiconductor structure.
- (84) In an embodiment, a bottom end of the bit line **20** is in contact with the oxide insulation layer **122**, that is, the bit line **20** is arranged in the oxide insulation layer **122** so as to guarantee reliable isolation of the bit line **20**.
- (85) In an embodiment, a top end of the bit line **20** is not higher than a lower surface of the second semiconductor layer **123**. That is, the top end of the bit line **20** may be flush with the upper surface of the oxide insulation layer **122**, or the top end of the bit line **20** may be arranged below the upper surface of the oxide insulation layer **122**.
- (86) In an embodiment, the thickness of the oxide insulation layer **122** in a first direction is greater than 100 nm, in which the first direction is perpendicular to the first semiconductor layer **121**.
- (87) In an embodiment, the thickness of the bit line **20** in the first direction ranges from 40 nm to 70 nm.
- (88) In an embodiment, the thickness of the bit line **20** in a second direction ranges from 30 nm to 70 nm, in which the first direction is perpendicular to the second direction.
- (89) It is to be noted that, the first direction may be understood as a vertical direction, and the second direction may be understood as a horizontal direction. Moreover, it may be further explained that the second direction is a horizontal direction parallel to the longitudinal section of the semiconductor structure in combination with FIG. 24.
- (90) In an embodiment, as shown in FIG. 24, each active region **11** includes a drain region **111** connected to the bit line **20** and formed through an Epi process, a channel region **112** arranged above the drain region **111**, and a source region **113** arranged above the channel region **112**. A part of the drain region **111** is formed through the substrate **12**.
- (91) Specifically, the active region **11** includes the drain region **111**, the channel region **112** and the source region **113**. The drain region **111**, the channel region **112** and the source region **113** respectively form a drain, a trench region and a source of a vertical type memory transistor. The drain region **111**, the channel region **112** and the source region **113** are vertically arranged in a height direction, and the drain region **111** is arranged above the bit line **20** and connected to the bit line **20**. That is to say, a bit line contact hole for connecting the bit lines **20** with each other is omitted. The unit configuration size of the vertical type memory transistor on the substrate **12** is small (for example, the unit configuration size is 4F²), and therefore the size of a memory may be further reduced.
- (92) In an embodiment, the thickness of the drain region **111** in the second direction is greater than the thickness of the bit line **20** in the second direction. In the embodiment, the thickness of the

drain region **111** in second first direction is greater than the thickness of the bit line **20** in the second direction by 3 nm to 10 nm.

(93) In an embodiment, the thickness of the drain region **111** in the second direction is greater than the thickness of the channel region **112** in the second direction, the thickness of the source region **113** in the second direction is greater than the thickness of the channel region **112** in the second direction. The word line **30** intersects with the channel region **112**, that is, in terms of a spatial concept, the word line **30** is arranged between the drain region **111** and the source region **113**, and the thickness of the word line **30** in the second direction may not be increased in the presence of the channel region **112**.

(94) It is to be noted that, each word line **30** intersects with the plurality of active regions **11**. Here, each word line **30** spatially intersects with the plurality of active regions **11**, that is, the word line **30** is not in contact with the plurality of active regions **11**.

(95) In an embodiment, both the active regions **11** and the word line **30** are arranged in the isolation structure **13**.

(96) In an embodiment, as shown in FIG. **24**, the semiconductor structure further includes a gate oxide layer **132** arranged on the drain region **111** and covering the top end of the drain region **111**, the side wall of the channel region **112** and the bottom end and the side wall of the source region **113**. The gate oxide layer **132** is arranged between the word line **30** and the channel region **112**. The active regions **11** are isolated from the word line **30** through the gate oxide layer **132**. The gate oxide layer **132** which may be an oxide layer, that is, the gate oxide layer **132** forms an annular gate oxide layer for isolating the active regions **11** from the word line **30**.

(97) In an embodiment, as shown in FIG. **24**, the isolation structure **13** includes a first insulating dielectric layer **131** arranged on the substrate **12**. The first insulating dielectric layer **131** covers the side wall of the drain region **111**, that is, the drain region **111** is encased in the first insulating dielectric layer **131**.

(98) In an embodiment, as shown in FIG. **24**, the isolation structure **13** further includes a second insulating dielectric layer **133** arranged on the first insulating dielectric layer **131**. The channel region **112**, the source region **113** and the word line **30** are arranged in the second insulating dielectric layer **133**. The gate oxide layer **132** is arranged between the second insulating dielectric layer **133** and the side wall of the source region **113**. Adjacent two word lines **30** are isolated from each other through the second insulating dielectric layer **133**, that is, the word lines **30** and the active regions **11** are embedded into the isolation structure **13**.

(99) It is to be noted that, the top end of the source region **113** is connected to a memory element (for example, a memory capacitor), and therefore the second insulating dielectric layer **133** may partially cover the top end of the source region **113**; or the second insulating dielectric layer **133** may not cover the top end of the second insulating dielectric layer **133**.

(100) In an embodiment, a vertical type memory transistor is formed on an overlapped area in which the bit line **20** spatially intersects with the word line **30**, the vertical type memory transistor is arranged on the bit line **20** and connected to the bit line **20**, and one overlapped area corresponds to one vertical type memory transistor. The unit configuration size of the vertical type memory transistor on the semiconductor base **10** is greater than or equal to 4 times the square of the minimum feature size.

(101) In an embodiment, a vertical type memory transistor is formed on an overlapped area in which the bit line **20** spatially intersects with the bit line **30**, and the vertical type memory transistor is arranged on the bit line **20** and connected to the bit line **20**. The width size **D1** of one vertical type memory transistor in a direction perpendicular to the bit line **20** is twice the minimum feature size, and the width size **D2** of one vertical type memory transistor in a direction perpendicular to the word line **30** is twice the minimum feature size.

(102) It is to be noted that, the formed bit line **20** and the word line **30** have the minimum feature size **F**, and line spacing between adjacent bit lines **20** and line spacing between adjacent word lines

30 are greater than or equal to the minimum feature size F . The width size of one vertical type memory transistor in the direction perpendicular to the bit line is $2F$, and the width size of one vertical type memory transistor in the direction perpendicular to the word line is also $2F$. Therefore, the unit configuration size of the vertical type memory transistor may be correspondingly $4F^2$ ($2F \times 2F$, namely a 2×2 embedded type bit line structure). That is, the unit configuration size of the vertical type memory transistor is greater than or equal to 4 times the square of the minimum feature size. Compared with a 3×2 embedded type word line structure, the unit configuration size is smaller, namely stacking density is higher.

(103) In an embodiment, a semiconductor structure may be obtained through the method for manufacturing the semiconductor structure described above.

(104) It is to be noted that, the material of each structure layer of the semiconductor structure may refer to a material as described in the method for manufacturing the semiconductor structure, which may be not described again herein.

(105) Other embodiments of the disclosure will be apparent to those skilled in the art after consideration of the specification and practice of the disclosure disclosed here. The disclosure is intended to cover any variations, uses, or adaptations of the disclosure, and the variations, uses, or adaptations follow the general principles of the disclosure and include common general knowledge or conventional technical means in the art undisclosed by the disclosure. The specification and examples are considered as examples only, and a true scope and spirit of the disclosure are indicated by the foregoing claims.

(106) It will be appreciated that the disclosure is not limited to the exact structure that has been described above and illustrated in the accompanying drawings, and that various modifications and changes can be made without departing from the scope thereof. The scope of the disclosure is only limited by the appended claims.

Claims

1. A semiconductor structure, comprising: a semiconductor base comprising a substrate and an isolation structure, wherein the isolation structure is arranged above the substrate and configured to isolate a plurality of active regions from each other; at least one bit line arranged in the substrate and connected to the plurality of active regions; and at least one word line intersecting with the plurality of active regions and surrounding the plurality of active regions; wherein the substrate is a Silicon-On-Insulator (SOI) substrate; wherein the substrate comprises: a first semiconductor layer; an oxide insulation layer arranged on the first semiconductor layer, wherein the bit line is arranged in the oxide insulation layer; and a second semiconductor layer arranged on the oxide insulation layer; wherein the active regions comprise the second semiconductor layer; and wherein a bottom end of the bit line is in contact with the oxide insulation layer; and a top end of the bit line is not higher than a lower surface of the second semiconductor layer.
2. The semiconductor structure of claim 1, wherein a gate oxide layer at least covers a side wall of the source region.
3. The semiconductor structure of claim 1, wherein a vertical type memory transistor is formed on an overlapped area in which the bit line spatially intersects with the word line, the vertical type memory transistor is arranged on the bit line and connected to the bit line, one overlapped area corresponds to one vertical type memory transistor, and a unit configuration size of the vertical type memory transistor on the semiconductor base is greater than or equal to 4 times a square of a minimum feature size.
4. The semiconductor structure of claim 1, wherein the semiconductor structure comprises a plurality of bit lines extending in a first preset direction and a plurality of word lines extending in a second preset direction, wherein the first preset direction is perpendicular to the second preset direction.

5. The semiconductor structure of claim 1, wherein the bit line comprises: a bit line isolation layer arranged in the substrate; a barrier layer covering an inner surface of the bit line isolation layer; and a conductive layer arranged in the barrier layer, the barrier layer covering an upper surface of the conductive layer; wherein the barrier layer is connected to the active regions.
6. The semiconductor structure of claim 1, wherein a thickness of the oxide insulation layer in a first direction is greater than 100 nm, wherein the first direction is perpendicular to the first semiconductor layer.
7. The semiconductor structure of claim 6, wherein a thickness of the bit line in the first direction ranges from 40 nm to 70 nm; and a thickness of the bit line in a second direction ranges from 30 nm to 70 nm, wherein the first direction is perpendicular to the second direction.
8. The semiconductor structure of claim 1, wherein each active region comprises: a drain region connected to the bit line; a channel region arranged above the drain region; and a source region arranged above the channel region.
9. The semiconductor structure of claim 8, further comprising: a gate oxide layer covering a top end of the drain region, a side wall of the channel region and a bottom end and a side wall of the source region, wherein the word line intersects with the channel region, and the gate oxide layer is arranged between the word line and the channel region.
10. The semiconductor structure of claim 9, wherein the isolation structure comprises: a first insulating dielectric layer arranged on the substrate, wherein the first insulating dielectric layer covers a side wall of the drain region.
11. The semiconductor structure of claim 10, wherein the isolation structure further comprises: a second insulating dielectric layer arranged on the first insulating dielectric layer, the channel region, the source region and the word line being arranged in the second insulating dielectric layer, wherein the gate oxide layer is arranged between the second insulating dielectric layer and the side wall of the source region.
12. The semiconductor structure of claim 8, wherein a thickness of the drain region in a second direction is greater than a thickness of the bit line in the second direction by 3 nm to 10 nm; and the thickness of the drain region in the second direction is greater than a thickness of the channel region in the second direction, and a thickness of the source region in the second direction is greater than the thickness of the channel region in the second direction, wherein the second direction is parallel to the substrate.
13. A method for manufacturing a semiconductor structure, comprising: forming a substrate; wherein forming the substrate comprises: providing a first semiconductor layer; forming an oxide insulation layer on the first semiconductor layer; and forming a second semiconductor layer on the oxide insulation layer; forming a bit line in the substrate; wherein forming the bit line comprises: forming an opening in the substrate, wherein a bottom surface of the opening is arranged in the oxide insulation layer; and forming the bit line in the opening, wherein a top end of the bit line is not higher than a lower surface of the second semiconductor layer; forming a plurality of active regions on the substrate, wherein the bit line is connected to the plurality of active regions; and forming a word line above the bit line, wherein the word line intersects with the plurality of active regions and surrounds the plurality of active regions; wherein forming the active regions comprises: forming a third semiconductor layer on the second semiconductor layer, wherein the third semiconductor layer covers an upper surface of the bit line; and etching a portion of the second semiconductor layer and a portion of the third semiconductor layer, wherein a remaining portion of the second semiconductor layer and a remaining portion of the third semiconductor layer form a drain region; forming a fourth semiconductor layer on the drain region; and etching a portion of the fourth semiconductor layer, wherein a remaining portion of the fourth semiconductor layer forms a channel region and a source region, and the drain region, the channel region and the source region form the active regions.
14. The method for manufacturing the semiconductor structure of claim 13, wherein forming the

word line comprises: forming a first insulating dielectric layer on the oxide insulation layer, wherein the first insulating dielectric layer covers a side wall of the drain region; forming a gate oxide layer on the first insulating dielectric layer, wherein the gate oxide layer covers a top end of the drain region, a side wall of the channel region and a bottom and a side wall of the source region; forming a conductive material layer on a surface of the gate oxide layer; etching the conductive material layer outside an area in which the word line is to be located, wherein a remaining portion of the conductive material layer forms the word line; and forming a second insulating dielectric layer on the first insulating dielectric layer, wherein the channel region, the source region and the word line are arranged in the second insulating dielectric layer, and the first insulating dielectric layer and the second insulating dielectric layer form an isolation structure.

15. The method for manufacturing the semiconductor structure of claim 13, wherein the third semiconductor layer is made of monocrystalline silicon, the drain region is formed by in-situ doping the monocrystalline silicon or implanting ions to the monocrystalline silicon after the monocrystalline silicon is formed based on the second semiconductor layer through an epitaxial process; and the fourth semiconductor layer is made of monocrystalline silicon, and the channel region and the source region are formed by in-situ doping said monocrystalline silicon or implanting ions to said monocrystalline silicon after said monocrystalline silicon is formed based on the drain region through an epitaxial process.
