

US Patent & Trademark Office

Patent Public Search | Text View

United States Patent	12388700
Kind Code	B2
Date of Patent	August 12, 2025
Inventor(s)	Abbasi; Morteza et al.

Circuit for correcting amplitude imbalance and phase imbalance

Abstract

A correction circuit for correcting an amplitude imbalance and a phase imbalance between an in-phase signal and a quadrature signal, the correction circuit comprising a plurality of variable gain circuits configured to provide in-phase and quadrature signals having balanced amplitudes and balanced phases, wherein each variable gain circuit is configured to apply a gain to amplify, attenuate or to pass a signal.

Inventors: Abbasi; Morteza (Carlsbad, CA), Kamath; Arjun (San Diego, CA), Kanar; Tumay (Carlsbad, CA)

Applicant: Renesas Electronics America Inc. (Milpitas, CA)

Family ID: 1000008748593

Assignee: Renesas Electronics America Inc. (Milpitas, CA)

Appl. No.: 18/082842

Filed: December 16, 2022

Prior Publication Data

Document Identifier	Publication Date
US 20240205067 A1	Jun. 20, 2024

Publication Classification

Int. Cl.: H04L27/36 (20060101); H04L27/34 (20060101); H04L27/00 (20060101)

U.S. Cl.:

CPC H04L27/364 (20130101); H04L27/3411 (20130101); H04L2027/0016 (20130101)

Field of Classification Search

CPC: H04L (27/364); H04L (27/3411); H04L (2027/0016)

References Cited

U.S. PATENT DOCUMENTS

Patent No.	Issued Date	Patentee Name	U.S. Cl.	CPC
6054883	12/1999	Ishihara	N/A	N/A
11271710	12/2021	Cho et al.	N/A	N/A
2003/0012305	12/2002	Auranen	375/316	H04L 27/3863
2006/0133548	12/2005	Oh	375/346	H03D 3/009
2011/0206144	12/2010	Yamamoto	375/345	H04L 27/2332

FOREIGN PATENT DOCUMENTS

Patent No.	Application Date	Country	CPC
100382864	12/2002	KR	N/A
2002067519	12/2001	WO	N/A

Primary Examiner: Huang; David S

Attorney, Agent or Firm: SCULLY, SCOTT, MURPHY & PRESSER, P.C.

Background/Summary

(1) The present disclosure relates to a correction circuit. In particular, the present disclosure relates to a correction circuit for correcting an amplitude imbalance and a phase imbalance between an in-phase signal and a quadrature signal.

BACKGROUND

(2) “Quadrature signals” refer to two periodic signals with the same amplitude that have a phase difference of 90° with respect to each other. The signals are commonly referred to as an in-phase (I) signal and a quadrature (Q) signal, and may be referred to collectively as IQ signals.

(3) Systems that use such signals include, but is not limited to, single side-band radio frequency transceivers, quadrature IQ radio frequency transceivers, phase rotating phase shifters, linearized power amplifiers, etc.

(4) Impairments can arise between IQ signals, for example, where there is an imbalance between their amplitudes (where their peak amplitudes are unequal) and/or their phases (where the phase difference is not equal to 90°). These impairments can, for example, stem from differences in signal routing, mismatch in active and passive components of the circuits, as well as gradients in operation condition of the circuit such as temperature and voltage.

(5) The impact of quadrature impairment on the system performance include, for example and not limited to, increased error vector magnitude (E'VM) in the transmitter, increased interference from unwanted image frequencies in the receiver, increase phase error in the phase shifter, reduced power efficiency in a power amplifier, etc., all of which degrade the usability of the system in terms of available data transmission rate or power efficiency.

(6) FIG. 1(a) is a graph showing an amplitude imbalance and a phase imbalance between IQ signals. Specifically, there is shown an in-phase signal (shown by a trace **100**) and a quadrature

signal (shown by a trace **102**). $\Delta\alpha$ shows a difference in peak amplitude between the signals **100**, **102**; and $\Delta\theta$ shows the phase difference between the signals **100**, **102** which is other than 90° . The in-phase signal **100** may be labelled as **I1** prior to correction, and **I2** after correction. The quadrature signal **102** may be labelled as **Q1** prior to correction, and **Q2** after correction.

(7) FIG. 1(b) is a graph showing IQ signals **100**, **102** without an amplitude or phase imbalance. In the present example, $\Delta\alpha=0$ and $\Delta\theta=90^\circ$.

(8) Techniques exist for correcting phase and amplitude imbalances in IQ signals. FIG. 2(a) is a schematic of a known system **200** for correcting phase imbalances in IQ signals. The system **200** comprises resistors **202**, capacitors **204** and tuneable capacitors **206**. FIG. 2(b) is a graph showing simulation results for a practical implementation of the system **200**, where it is demonstrated that there is approximately 10° of phase tunability at 26 GHz. In the system **200**, IQ signals are generated with the two-stage polyphase filter and subsequent tuneable capacitors **206** are used to adjust the phase if needed. Amplitude imbalance cannot be corrected for by capacitive tuning and may require additional gain/loss correction after phases are adjusted.

(9) A known example for resolving amplitude and phase imbalance is shown in U.S. Pat. No. 6,054,883A. It is noted that U.S. Pat. No. 6,054,883A uses amplitude clipping, which can lead to a loss of information which may be contained on the amplitude of the signals.

(10) Known solutions for resolving amplitude and phase imbalance in IQ signals may be prone to variations in component values due to fabrication tolerances as well as operating temperature. For example, the system **200** and the system of U.S. Pat. No. 6,054,883A would likely be susceptible to such issues.

SUMMARY

(11) It is desirable to provide a system for correcting amplitude and phase imbalance that does not result in a loss of signal and/or can overcome issues with known systems resulting from process and/or temperature variations.

(12) According to a first aspect of the disclosure there is provided a correction circuit for correcting an amplitude imbalance and a phase imbalance between an in-phase signal and a quadrature signal, the correction circuit comprising a plurality of variable gain circuits configured to provide in-phase and quadrature signals having balanced amplitudes and balanced phases, wherein each variable gain circuit is configured to apply a gain to amplify, attenuate or to pass a signal.

(13) Optionally, each variable gain circuit is configured to amplify the signal when the gain is greater than one, and/or pass the signal when the gain is equal to one, and/or attenuate the signal when the gain is less than one.

(14) Optionally, the in-phase signal and the quadrature signal have an amplitude imbalance when their amplitudes are unequal, and have balanced amplitudes when their amplitudes are approximately equal, and the in-phase signal and the quadrature signal have a phase imbalance when there is a phase difference of greater than or less than approximately 90° between the in-phase and quadrature signals, and have balanced phases when there is a phase difference of approximately 90° between the in-phase and quadrature signals.

(15) Optionally, the correction circuit is configured to receive a first in-phase signal and a first quadrature signal provide a second in-phase signal and a second quadrature signal, wherein there is an amplitude imbalance and a phase imbalance between the first in-phase signal and the first quadrature signal, and the amplitudes and phases of the second in-phase signal and the second quadrature signal are balanced.

(16) Optionally, the plurality of variable gain circuits comprises a first variable gain circuit configured to apply a first gain, a second variable gain circuit configured to apply a second gain, a third variable gain circuit configured to apply a third gain, and a fourth variable gain circuit configured to apply a fourth gain.

(17) Optionally, the correction circuit comprises a first input node for receiving the first in-phase signal, a second input node for receiving the first quadrature signal, a first output node for

providing the second in-phase signal, and a second output node for providing the second quadrature signal.

(18) Optionally, the first variable gain circuit comprises a first input terminal coupled to the first input node, a first output terminal coupled to the first output node, the second variable gain circuit comprises a second input terminal coupled to the second input node, a second output terminal coupled to the first output node, the third variable gain circuit comprises a third input terminal coupled to the first input node, and a third output terminal coupled to the second output node, the fourth variable gain circuit comprises a fourth input terminal coupled to the second input node, and a fourth output terminal coupled to the second output node.

(19) Optionally, the first, second, third and fourth gains are each dependent on one or both of a phase imbalance parameter θ , the phase imbalance parameter θ being the phase difference $\Delta\theta$ between the first in-phase signal and the first quadrature signal minus 90° , and an amplitude imbalance parameter α , the amplitude imbalance parameter α being the peak amplitude of the first in-phase signal or the peak amplitude of the first quadrature signal, divided by the other of the peak amplitude of the first in-phase signal and the peak amplitude of the first quadrature signal.

(20) Optionally, the first gain is approximately equal to

$$(21) \frac{\cos(\theta/2)}{\cos^2(\theta/2) - \sin^2(\theta/2)}$$

and/or the second gain is approximately equal to

$$(22) \frac{\sin(\theta/2)}{\alpha(\cos^2(\theta/2) - \sin^2(\theta/2))}$$

and/or the third gain is approximately equal to

$$(23) \frac{\sin(\theta/2)}{\cos^2(\theta/2) - \sin^2(\theta/2)}$$

and/or the fourth gain is approximately equal to

$$(24) \frac{\cos(\theta/2)}{\alpha(\cos^2(\theta/2) - \sin^2(\theta/2))}.$$

(25) Optionally, the plurality of variable gain circuits are configured to apply a phase rotation to the in-phase and quadrature signals.

(26) Optionally, each variable gain circuit is configured to amplify the signal when the gain is greater than one, and/or pass the signal when the gain is equal to one, and/or attenuate the signal when the gain is less than one.

(27) Optionally, the in-phase signal and the quadrature signal have an amplitude imbalance when their amplitudes are unequal, and have balanced amplitudes when their amplitudes are approximately equal, and the in-phase signal and the quadrature signal have a phase imbalance when there is a phase difference of greater than or less than approximately 90° between the in-phase and quadrature signals, and have balanced phases when there is a phase difference of approximately 90° between the in-phase and quadrature signals.

(28) Optionally, the correction circuit is configured to receive a first in-phase signal and a first quadrature signal, provide a second in-phase signal and a second quadrature signal, wherein there is an amplitude imbalance and a phase imbalance between the first in-phase signal and the first quadrature signal, and the amplitudes and phases of the second in-phase signal and the second quadrature signal are balanced and have a phase rotation.

(29) Optionally, the plurality of variable gain circuits comprises a first variable gain circuit configured to apply a first gain, a second variable gain circuit configured to apply a second gain, a third variable gain circuit configured to apply a third gain, and a fourth variable gain circuit configured to apply a fourth gain.

(30) Optionally, the correction circuit comprises a first input node for receiving the first in-phase signal, a second input node for receiving the first quadrature signal, a first output node for providing the second in-phase signal, and a second output node for providing the second quadrature signal.

(31) Optionally, the first variable gain circuit comprises a first input terminal coupled to the first

input node, a first output terminal coupled to the first output node, the second variable gain circuit comprises a second input terminal coupled to the second input node, a second output terminal coupled to the first output node, the third variable gain circuit comprises a third input terminal coupled to the first input node, and a third output terminal coupled to the second output node, the fourth variable gain circuit comprises a fourth input terminal coupled to the second input node, and a fourth output terminal coupled to the second output node.

(32) Optionally, the first, second, third and fourth gains are each dependent on a phase rotation parameter Φ , and one or both of a phase imbalance parameter θ , the phase imbalance parameter θ being the phase difference $\Delta\theta$ between the first in-phase signal and the first quadrature signal minus 90° and an amplitude imbalance parameter α , the amplitude imbalance parameter α being the peak amplitude of the first in-phase signal or the peak amplitude of the first quadrature signal, divided by the other of the peak amplitude of the first in-phase signal and the peak amplitude of the first quadrature signal.

(33) Optionally, the first gain is approximately equal to

$$(34) \frac{\cos(\theta/2 - \phi)}{\cos(\theta/2 - \phi)\cos(\theta/2 + \phi) - \sin(\theta/2 - \phi)\sin(\theta/2 + \phi)}$$

and/or the second gain is approximately equal to

$$(35) \frac{\sin(\theta/2 + \phi)}{\alpha(\cos(\theta/2 - \phi)\cos(\theta/2 + \phi) - \sin(\theta/2 - \phi)\sin(\theta/2 + \phi))}$$

and/or the third gain is approximately equal to

$$(36) \frac{\sin(\theta/2 - \phi)}{\cos(\theta/2 - \phi)\cos(\theta/2 + \phi) - \sin(\theta/2 - \phi)\sin(\theta/2 + \phi)}$$

and/or the fourth gain is approximately equal to

$$(37) \frac{\cos(\theta/2 + \phi)}{\alpha(\cos(\theta/2 - \phi)\cos(\theta/2 + \phi) - \sin(\theta/2 - \phi)\sin(\theta/2 + \phi))}.$$

(38) Optionally, the correction circuit comprises calibration circuitry configured to undertake a calibration process comprising detecting amplitude and phase imbalances, determining the gain of each of the plurality of variable gain circuits required to provide in-phase and quadrature signals having balanced amplitudes and phases, and adjusting the gain of each of the plurality of variable gain circuits, based on the determining, such that the gains of the variable gain circuits are suitable to provide in-phase and quadrature signals having balanced amplitudes and phases.

(39) Optionally, the calibration circuitry is configured to undertake the calibration process during operation of the correction circuit.

(40) Optionally, the calibration circuitry is configured to undertake the calibration process more than once.

(41) Optionally, each variable gain circuit is configured to amplify the signal when the gain is greater than one, and/or pass the signal when the gain is equal to one, and/or attenuate the signal when the gain is less than one.

(42) Optionally, the in-phase signal and the quadrature signal have an amplitude imbalance when their amplitudes are unequal, and have balanced amplitudes when their amplitudes are approximately equal, and the in-phase signal and the quadrature signal have a phase imbalance when there is a phase difference of greater than or less than approximately 90° between the in-phase and quadrature signals, and have balanced phases when there is a phase difference of approximately 90° between the in-phase and quadrature signals.

(43) Optionally, the correction circuit is configured to receive a first in-phase signal and a first quadrature signal, provide a second in-phase signal and a second quadrature signal, wherein there is an amplitude imbalance and a phase imbalance between the first in-phase signal and the first quadrature signal, and the amplitudes and phases of the second in-phase signal and the second quadrature signal are balanced.

(44) Optionally, the plurality of variable gain circuits comprises a first variable gain circuit configured to apply a first gain, a second variable gain circuit configured to apply a second gain, a third variable gain circuit configured to apply a third gain, and a fourth variable gain circuit configured to apply a fourth gain.

(45) Optionally, the correction circuit comprises a first input node for receiving the first in-phase signal, a second input node for receiving the first quadrature signal, a first output node for providing the second in-phase signal, and a second output node for providing the second quadrature signal.

(46) Optionally, the first variable gain circuit comprises a first input terminal coupled to the first input node, a first output terminal coupled to the first output node, the second variable gain circuit comprises a second input terminal coupled to the second input node, a second output terminal coupled to the first output node, the third variable gain circuit comprises a third input terminal coupled to the first input node, and a third output terminal coupled to the second output node, the fourth variable gain circuit comprises a fourth input terminal coupled to the second input node, and a fourth output terminal coupled to the second output node.

(47) Optionally, the calibration circuitry is configured to detect the amplitude and phase imbalances by measuring one or more parameters of the first in-phase signal and the first quadrature signal that are dependent on the phase imbalance parameter θ and the amplitude imbalance parameter α , and determining the phase imbalance parameter θ and the amplitude imbalance parameter α using the measured one or more parameters, wherein the phase imbalance parameter θ is the phase difference between the first in-phase signal and the first quadrature signal minus 90° , and the amplitude imbalance parameter α is the peak amplitude of the first in-phase signal or the peak amplitude of the first quadrature signal, divided by the other of the peak amplitude of the first in-phase signal and the peak amplitude of the first quadrature signal.

(48) Optionally, the one or more parameters is a side band rejection ratio.

(49) Optionally, the calibration circuitry is configured to determine the gain of each of the plurality of variable gain circuits by using the phase imbalance parameter θ and the amplitude imbalance parameter α .

(50) Optionally, the first gain is approximately equal to

$$(51) \frac{\cos(\theta / 2)}{\cos^2(\theta / 2) - \sin^2(\theta / 2)}$$

and/or the second gain is approximately equal to

$$(52) 0 \frac{\sin(\theta / 2)}{\alpha(\cos^2(\theta / 2) - \sin^2(\theta / 2))}$$

and/or the third gain is approximately equal to

$$(53) \frac{\sin(\theta / 2)}{\cos^2(\theta / 2) - \sin^2(\theta / 2)}$$

and/or the fourth gain is approximately equal to

$$(54) \frac{\cos(\theta / 2)}{\alpha(\cos^2(\theta / 2) - \sin^2(\theta / 2))} \cdot$$

(55) Optionally, the calibration circuitry is configured to determine the first gain as approximately equal to

$$(56) \frac{\cos(\theta / 2 - \phi)}{\cos(\theta / 2 - \phi)\cos(\theta / 2 + \phi) - \sin(\theta / 2 - \phi)\sin(\theta / 2 + \phi)}$$

and/or the second gain as approximately equal to

$$(57) \frac{\sin(\theta / 2 + \phi)}{\alpha(\cos(\theta / 2 - \phi)\cos(\theta / 2 + \phi) - \sin(\theta / 2 - \phi)\sin(\theta / 2 + \phi))}$$

and/or the third gain as approximately equal to

$$(58) \frac{\sin(\theta / 2 - \phi)}{\cos(\theta / 2 - \phi)\cos(\theta / 2 + \phi) - \sin(\theta / 2 - \phi)\sin(\theta / 2 + \phi)}$$

and/or the fourth gain as approximately equal to

$$(59) \frac{\cos(\theta / 2 + \phi)}{\alpha(\cos(\theta / 2 - \phi)\cos(\theta / 2 + \phi) - \sin(\theta / 2 - \phi)\sin(\theta / 2 + \phi))} \cdot$$

(60) According to a second aspect of the disclosure there is provided an apparatus comprising a first transceiver system comprising a first correction circuit for correcting an amplitude imbalance and a phase imbalance between an in-phase signal and a quadrature signal in the first transceiver system, the first correction circuit comprising a plurality of first variable gain circuits configured to provide in-phase and quadrature signals having balanced amplitudes and balanced phases, wherein each first variable gain circuit is configured to apply a gain to amplify, attenuate or to pass a signal.

- (61) Optionally, the apparatus comprises a second transceiver system comprising a second correction circuit for correcting an amplitude imbalance and a phase imbalance between an in-phase signal and a quadrature signal in the second transceiver system, the second correction circuit comprising a plurality of second variable gain circuits configured to provide in-phase and quadrature signals having balanced amplitudes and balanced phases, wherein each second variable gain circuit is configured to apply a gain to amplify, attenuate or to pass a signal.
- (62) Optionally, the plurality of first variable gain circuits are configured to apply a first phase rotation to the in-phase and quadrature signals of the first transceiver system, and the plurality of second variable gain circuits are configured to apply a second phase rotation to the in-phase and quadrature signals of the second transceiver system.
- (63) Optionally, the first and second phase rotations are unequal.
- (64) Optionally, the first transceiver system is a first RF transceiver.
- (65) Optionally the apparatus is a phase array antenna, a multiple channel digital beamforming antenna system, or an analog beamforming antenna system.
- (66) It will be appreciated that the apparatus of the second aspect may include providing and/or using features set out in the first aspect and can incorporate other features as described herein.
- (67) According to a third aspect of the disclosure there is provided a method of correcting an amplitude imbalance and a phase imbalance between an in-phase signal and a quadrature signal using a correction circuit comprising a plurality of variable gain circuits, each variable gain circuit being configured to apply a gain to amplify, attenuate or to pass a signal, the method comprising providing in-phase and quadrature signals having balanced amplitudes and balanced phases using the plurality of variable gain circuits.
- (68) It will be appreciated that the method of the third aspect may include providing and/or using features set out in the first aspect and/or the second aspect and can incorporate other features as described herein.
-

Description

BRIEF DESCRIPTION OF THE DRAWINGS

- (1) The disclosure is described in further detail below by way of example and with reference to the accompanying drawings in which:
- (2) FIG. 1(a) is a graph showing an amplitude imbalance and a phase imbalance between IQ signals, FIG. 1(b) is a graph showing IQ signals without an amplitude or phase imbalance;
- (3) FIG. 2(a) is a schematic of a known system for correcting phase imbalances in IQ signals, FIG. 2(b) is a graph showing simulation results for a practical implementation of the system;
- (4) FIG. 3(a) is a schematic of a correction circuit in accordance with a first embodiment of the present disclosure, FIG. 3(b) is an alternative schematic of the correction circuit, FIG. 3(c) is a schematic of a correction circuit in accordance with a second embodiment of the present disclosure;
- (5) FIG. 4 is a schematic of a correction circuit in accordance with a third embodiment of the present disclosure;
- (6) FIG. 5(a) is a graph showing the relative phases of signals, FIG. 5(b) is a graph showing the relative phases of the signals when there is a phase rotation;
- (7) FIG. 6(a) is a schematic of a correction circuit in accordance with a fourth embodiment of the present disclosure, FIG. 6(b) is an alternative schematic of the correction circuit;
- (8) FIG. 7(a) is a schematic of an apparatus in accordance with a fifth embodiment of the present disclosure, FIG. 7(b) is a schematic of an apparatus in accordance with a sixth embodiment of the present disclosure;
- (9) FIG. 8 is a schematic of an RF transceiver comprising correction circuits in accordance with a seventh embodiment of the present disclosure;

(10) FIG. 9 is a graph showing sideband rejection versus amplitude mismatch;

(11) FIG. 10(a) is a schematic of a specific embodiment of a variable gain circuit, and FIG. 10(b) is a schematic of a specific embodiment of a further variable gain circuit; and

(12) FIG. 11(a) is a graph showing an amplitude imbalance and a phase imbalance between IQ signals; FIG. 11(b) is a graph showing IQ signals after correction.

DETAILED DESCRIPTION

(13) FIG. 3(a) is a schematic of a correction circuit 300 for correcting an amplitude imbalance and a phase imbalance between an in-phase signal and a quadrature signal in accordance with a first embodiment of the present disclosure. The correction circuit 300 comprises a plurality of variable gain circuits 302 configured to provide in-phase and quadrature signals having balanced amplitudes and balanced phases. Each variable gain circuit 302 is configured to apply a gain to amplify, attenuate or to pass a signal. Each variable gain circuit 302 may be implemented using the same circuit components as each of the other variable gain circuits 302, and they may be referred to as “identical”.

(14) Each variable gain circuit 302 receives a signal at its input, applies a gain to the signal, then provides the resultant signal at its output. Each variable gain circuit 302 may be configured to do one or more of the following: amplify the signal when the gain is greater than one pass the signal when the gain is equal to one, where the input signal and the resultant signal are the same attenuate the signal when the gain is less than one

(15) Although the term “gain” may typically be used when a signal is being amplified, it will be appreciated that a gain less than or equal to one may be applied to a signal, where a gain of less than one results in signal attenuation. In the present disclosure the term “gain” is used generally to refer to the application of a gain to amplify, pass or attenuate a signal, depending on the value of the gain, and this is not restricted only to amplification where the gain is greater than one.

(16) As discussed previously, an in-phase signal and a quadrature signal have an amplitude imbalance when their amplitudes are unequal, and have balanced amplitudes when their amplitudes are approximately equal. Furthermore, an in-phase signal and a quadrature signal have a phase imbalance when there is a phase difference of greater than or less than approximately 90° between the in-phase and quadrature signals, and have balanced phases when there is a phase difference of approximately 90° between the in-phase and the quadrature signals.

(17) The correction circuit 300 is configured to receive the in-phase signal I1 and the quadrature signal Q1 and to provide the in-phase signal I2 and the quadrature signal Q2. The signals I1, Q1 received by the correction circuit 300 exhibit an amplitude and phase imbalance, with the signals I2, Q2 being the corrected signals having balanced amplitudes and phases.

(18) FIG. 3(b) is an alternative schematic of the correction circuit 300 with the variable gain circuits 302 omitted from the drawing.

(19) FIG. 3(c) is a schematic of a correction circuit 304 in accordance with a second embodiment of the present disclosure. The correction circuit 304 comprises a variable gain circuit 306 configured to apply a gain G1; a variable gain circuit 308 configured to apply a gain G2; a variable gain circuit 310 configured to apply a gain G3; and a variable gain circuit 312 configured to apply a gain G4. The correction circuit 304 comprises input nodes N1 and N2 for receiving the signals I1 and Q1, respectively; and the output nodes N3 and N4 for providing the signals I2 and Q2, respectively.

(20) FIG. 4 is a schematic of a correction circuit 400 in accordance with a third embodiment of the present disclosure. The variable gain circuit 306 comprises an input terminal 402 coupled to the input node N1 and an output terminal 404 coupled to the output node N3. The variable gain circuit 308 comprises an input terminal 406 coupled to the input node N2 and an output terminal 408 coupled to the output node N3. The variable gain circuit 310 comprises an input terminal 410 coupled to the input node N1 and an output terminal 412 coupled to the output node N4. The variable gain circuit 312 comprises an input terminal 414 coupled to the input node N2 and an

output terminal 416 coupled to the output node N4.

(21) The gains G1, G2, G3, G4 are each dependent on a phase imbalance parameter θ and/or an amplitude imbalance parameter α . The phase imbalance parameter θ is the phase difference $\Delta\theta$ between the in-phase signal I1 and the quadrature signal Q1 minus 90° ($\theta = \Delta\theta - 90^\circ$).

(22) The amplitude imbalance parameter α is the peak amplitude of the in-phase signal I1 (denoted by AI1) or the peak amplitude of the quadrature signal Q1 (denoted by AQ1), divided by the other of the peak amplitude of the in-phase signal I1 and the peak amplitude of the quadrature signal Q1. For example, $\alpha = AQ1/AI1$.

(23) The phase imbalance parameter θ and amplitude imbalance parameter α are as shown on FIG. 1(a).

(24) The gain G1 may be as follows:

$$(25) \quad G1 = \frac{\cos(\theta/2)}{\cos^2(\theta/2) - \sin^2(\theta/2)} \quad (1)$$

(26) The gain G2 may be as follows:

$$(27) \quad G2 = \frac{\sin(\theta/2)}{\alpha(\cos^2(\theta/2) - \sin^2(\theta/2))} \quad (2)$$

(28) The gain G3 may be as follows:

$$(29) \quad G3 = \frac{\sin(\theta/2)}{\cos^2(\theta/2) - \sin^2(\theta/2)} \quad (3)$$

(30) The gain G4 may be as follows:

$$(31) \quad G4 = \frac{\cos(\theta/2)}{\alpha(\cos^2(\theta/2) - \sin^2(\theta/2))} \quad (4)$$

(32) The relationship between the signals I1, Q1, I2, Q2 may be written as follows:

$$(33) \quad I2 = G1 \times I1 + G2 \times Q1 \quad (5)$$

$$(33) \quad Q2 = G3 \times I1 + G4 \times Q1 \quad (6)$$

which may be rewritten as follows:

$$(34) \quad \begin{aligned} I2 &= \frac{1}{k} \times [I1 \cos(\theta/2) + Q1 \left(\frac{\sin(\theta/2)}{\alpha} \right)] \quad (7) \\ Q2 &= \frac{1}{k} \times [I1 \sin(\theta/2) + Q1 \left(\frac{\cos(\theta/2)}{\alpha} \right)] \quad (8) \end{aligned} \quad \text{where: } k = \cos^2(\theta/2) - \sin^2(\theta/2) \quad (9)$$

(35) Variable gain circuits that are identical in design will be affected the same way by any temperature, voltage or process variations or other imperfections. Based on the equations (1)-(4) a common scaling of G1-G4 does not affect the principle of operation. In summary, any offset in the gain or phase response will be common to all variable gain circuits and will not affect the operation of the correction circuit.

(36) In a further embodiment the plurality of variable gain circuits may be configured to apply a phase rotation to the in-phase and quadrature signals. A phase rotation refers to an offset in phase that would be applied equally to both the in-phase and quadrature signals, such that after correction they would both exhibit a 90° phase difference with respect to each other, in addition to a further phase shift with respect to a reference point.

(37) The present embodiment can operate on two signals, I1 and Q1 with arbitrary amplitude and non-zero phase offset to produce two orthogonal signals I2 and Q2 with equal amplitudes and arbitrary rotation angle.

(38) For example, for a phase rotation of 10° after correction, the in-phase signal I2 would exhibit a phase difference of 10° with respect to the reference point, and the quadrature signal Q2 would exhibit a phase difference of 100° with respect to the reference point.

(39) In such an embodiment, the gains G1, G2, G3, G4 would each be dependent on a phase rotation parameter Φ , as follows.

(40) The gain G1 may be as follows:

$$(41) \quad G1 = \frac{\cos(\theta/2 - \Phi)}{\cos(\theta/2 - \Phi)\cos(\theta/2 + \Phi) - \sin(\theta/2 - \Phi)\sin(\theta/2 + \Phi)} \quad (10)$$

(42) The gain G2 may be as follows:

$$(43) \quad G2 = \frac{\sin(\theta/2 + \phi)}{\alpha(\cos(\theta/2 - \phi)\cos(\theta/2 + \phi) - \sin(\theta/2 - \phi)\sin(\theta/2 + \phi))} \quad (11)$$

(44) The gain G3 may be as follows:

$$(45) \quad G3 = \frac{\sin(\theta/2 - \phi)}{\cos(\theta/2 - \phi)\cos(\theta/2 + \phi) - \sin(\theta/2 - \phi)\sin(\theta/2 + \phi)} \quad (12)$$

(46) The gain G4 may be as follows:

$$(47) \quad G4 = \frac{\cos(\theta/2 + \phi)}{\alpha(\cos(\theta/2 - \phi)\cos(\theta/2 + \phi) - \sin(\theta/2 - \phi)\sin(\theta/2 + \phi))} \quad (13)$$

(48) The relationship between the signals I1, Q1, I2, Q2 may be written as follows:

$$(49) \quad I2 = \frac{1}{k} \times [I1\cos(\theta/2 - \phi) + Q1(\frac{\sin(\theta/2 + \phi)}{\alpha})] \quad (14)$$

where:

$$Q2 = \frac{1}{k} \times [I1\sin(\theta/2 - \phi) + Q1(\frac{\cos(\theta/2 + \phi)}{\alpha})] \quad (15)$$

$$k = \cos(\theta/2 - \phi)\cos(\theta/2 + \phi) - \sin(\theta/2 - \phi)\sin(\theta/2 + \phi) \quad (16)$$

(50) FIG. 5(a) is a graph 500 showing the relative phases of the signals I1, Q1, I2, Q2. It can be observed that the corrected signals I2, Q2 correspond to the signals I1, Q2 after correction for the phase difference $\Delta\theta$. FIG. 5(b) is a graph 502 showing the relative phases of the signals I1, Q1, I2, Q2 when there is a phase rotation represented by the parameter ϕ .

(51) FIG. 6(a) is a schematic of a correction circuit 600 in accordance with a fourth embodiment of the present disclosure. In a specific embodiment, the correction circuit 600 may comprise the arrangement of variable gain circuits 306, 308, 310, 312 of the correction circuit 400 of FIG. 4.

(52) The correction circuit 600 comprises calibration circuitry 602 configured to undertake a calibration process. The calibration circuitry 602 may provide self-calibrating functionality. The calibration process comprises the following steps: detecting amplitude and phase imbalances; determining the gains G1, G2, G3, G4 required to provide in-phase and quadrature signals having balanced amplitudes and phases; and then adjusting the gains G1, G2, G3, G4 to provide the corrected IQ signals. Calibration may be performed during operation of the operation of the correction circuit 600. The calibration process may be applied repeatedly to ensure that the correction circuit 600 functions as required and can adapt to changes in operating conditions, thereby providing adaptive circuitry. FIG. 6(b) is an alternative schematic of the correction circuit 600 with the calibration circuitry 602 omitted from the drawing.

(53) The calibration circuitry 602 may be configured to detect the amplitude and phase imbalances by measuring one or more parameters of the in-phase signal I1 and/or the quadrature signal Q1 that are dependent on the phase imbalance parameter θ and the amplitude imbalance parameter α ; and determining the phase imbalance parameter θ and the amplitude imbalance parameter $\Delta\alpha$ using the measured one or more parameters.

(54) The one or more parameters may relate to the phase difference and amplitude, such that their values can be inferred. For example, the one or more parameters be a side band rejection ratio which can be used to infer the amplitude and/or phase differences. In a further embodiment, the phase difference and amplitude difference may be determined directly from the signals I1, Q1.

(55) The calibration circuitry 602 may be configured to determine the gains G1, G2, G3, G4 using the amplitude and/or phase differences. The gains G1, G2, G3, G4 may be determined using equations (1)-(4) or equations (10)-(13), when there is a phase rotation.

(56) It will be appreciated that physical implementations of embodiments of the present disclosure may have their gains programmed in a factory, or by a user. Further physical implementations of embodiments, for example those comprising calibration circuitry, may comprise additional sensors in the system to implement an automated built-in calibration procedure, with no need for external apparatus. For example phase and amplitude imbalances: May be directly measured by test equipment at the factory for every part. Gain settings of the respective variable gain circuits can then be calculated and set prior to final operation. May be regularly measured by on-chip analog

and digital converters placed on internal nodes. Gain settings of the respective variable gain circuits can then be calculated adaptively at different operation intervals. May be inferred from secondary parameters which are easier to monitor with on-chip and external sensors than acquiring direct measurements of the phase and amplitude imbalances.

(57) FIG. 7(a) is a schematic of an apparatus **700** comprising a transceiver system **702** comprising a correction circuit **704** for correcting an amplitude imbalance and a phase imbalance in IQ signals, and in accordance with a fifth embodiment of the present disclosure. The correction circuit **704** may be implemented by any of the correction circuits as disclosed herein, and in accordance with the understanding of the skilled person. The transceiver system **702** may, for example, be an RF transceiver.

(58) The correction circuit **704** may, for example, function as a phase rotator. A phase rotator, may also be known as a phase interpolator circuit on the main signal path. These circuits find application in many systems, such as an in an analog beamforming antenna system.

(59) As the correction circuit **704** is not implemented on the data signal path, it does not need to meet the speed and linearity requirements of the data signals used in the RF transceiver **702**. The correction circuit **704** therefore does not limit the usable bandwidth of the system or add significant power consumption to the system budget.

(60) FIG. 7(b) is a schematic of an apparatus **706** comprising two or more transceiver systems **702a**, **702b**, **702c**, each comprising a correction circuits **704a**, **704b**, **704c**, and in accordance with a sixth embodiment of the present disclosure. The correction circuits **704a**, **704b**, **704c** may be implemented by any of the correction circuits as disclosed herein, and in accordance with the understanding of the skilled person. The transceiver systems **702a**, **702b**, **702c** may, for example, be an RF transceiver. The signals for the correction circuit **704a** have been labelled **I1a**, **Q1a**, **I2a**, **Q2a**; the signals for the correction circuit **704b** have been labelled **I1b**, **Q1b**, **I2b**, **Q2b**; and the signals for the correction circuit **704c** have been labelled **I1c**, **Q1c**, **I2c**, **Q2c**.

(61) In specific embodiments, the proposed correction circuits may be implemented in complex systems like, for example a multi-channel digital beamforming antenna system, where multiple transceivers may exhibit different degrees of impairments and need to be corrected independently and accurately to obtain coherency between all received and/or transmitted data signals.

(62) In a specific embodiment, the correction circuits **704a**, **704b**, **704c** may be configured to apply phase rotations using the methods disclosed herein. Each of the correction circuits **704a**, **704b**, **704c** may be configured to apply a different phase rotation.

(63) Use the correction circuits as described here to apply phase rotations can be used to correct differences in signal routing when multiple transceivers are employed and expected to operate in phase with each other. Furthermore, they can be employed for beam steering in phase array antenna systems where multiple transceivers are expected to operate with determined phase offset from each other.

(64) The apparatuses **700**, **706** may, for example, be a phase array antenna, a multiple channel digital beamforming antenna system or an analog beamforming antenna system.

(65) In summary, the correction circuits may, in addition to correcting for quadrature impairments of each individual transceiver, also provide arbitrary phase offset between different transceivers. This is particularly useful for correcting differences in signal routing when multiple transceivers are employed and expected to operate in-phase with each other, e.g. in a digital beamforming antenna system.

(66) FIG. 8 is a schematic of an RF transceiver **800** comprising correction circuits **802a**, **802b** in accordance with a seventh embodiment of the present disclosure. The correction circuit **802a** is implemented within a receiver portion of the transceiver **800** and the correction circuit **802b** is implemented with a transmitter portion of the transceiver **800**.

(67) The transceiver **800** further comprises amplifiers **804**, **806**, **808**, **810**, **812**; mixers **818**, **820**; ADC **822**, **823**; DAC **824**; digital processing circuitry **826**; quadrature signal generators **828**, **830**;

oscillation circuitry **832**; a resistor **834**; switches **836, 838**; diodes **840, 842**; and circuit components **844, 846**.

(68) FIG. **8** shows a built-in self-testing scheme for measuring sideband rejection. FIG. **8** shows a general radio frequency transceiver where the proposed solution is implemented on the LO signal of both the receiver and the transmitter. Additional possibilities for detection sensors and loop back paths are shown which together with the correction circuits provide a built-in self-test scheme.

(69) In the present embodiment, the correction circuits **802a, 802b** may enable the single sideband transmitter or receiver to operate in either upper sideband (USB) and lower sideband (LSB) modes to perform self-calibration of the transceiver using built-in sensors and internal loop-back paths.

(70) In a specific embodiment, the correction circuits **802a, 802b** may be used to pre-distort the signal prior to nonlinear circuits, for example a power amplifier, to linearize the overall response of the system.

(71) FIG. **9** is a graph showing sideband rejection versus amplitude mismatch. As seen level of the rejection is affected by both amplitude and phase imbalance of the quadrature local oscillator signals. Therefore, the sideband rejection ratio may be used to infer the amplitude and phase imbalanced for the purpose of adjusting the gains of the variable gain circuits, as discussed previously.

(72) FIG. **10(a)** is a schematic of a specific embodiment of a variable gain circuit **1000** as may be used in embodiments of the present disclosure, in accordance with the understanding of the skilled person. The variable gain circuit comprises inductors **1002, 1004**; transistors **1006, 1008, 1010, 1012, 1014, 1016, 1018, 1020**; and a current source **1022**.

(73) FIG. **10(b)** is a schematic of a specific embodiment of a variable gain circuit **1024** as may be used in embodiments of the present disclosure, in accordance with the understanding of the skilled person. The variable gain circuit **1024** comprises variable resistors **1026, 1028, 1030**.

(74) FIG. **11(a)** is a graph showing an amplitude imbalance and a phase imbalance between IQ signals. Specifically, there is shown an in-phase signal (shown by a trace **1100**) and a quadrature signal (shown by a trace **1102**). FIG. **11(b)** is a graph showing IQ signals **1100, 1102** without an amplitude or phase imbalance, after being corrected using the methods as disclosed herein.

(75) In the present example, there has been applied a phase rotation of 90° such that the phase rotation parameter $\Phi=90^\circ$.

(76) The phase imbalance parameter θ is determined by the following: $\theta=\Delta\theta-90^\circ$. As the phase difference $\Delta\theta=95^\circ$ prior to correction, the phase imbalance parameter $\theta=5^\circ$.

(77) The amplitude of the quadrature signal **1102** is $AQ1=0.85$, and the amplitude of the in phase signal **1100** is $AI1=1$. Therefore, the amplitude imbalance parameter $\alpha=0.85$ prior to correction.

(78) Using equations (10)-(13) the gains to provide the corrected IQ signals in FIG. **11(b)** are as follows: $G1=0.043786$; $G2=1.179840498$; $G3=-1.00286$; $G4=-0.05151$.

(79) Embodiments of the present disclosure use variable gain circuits to correct for phase and gain imbalances in IQ signals. As each of the variable gain circuits will respond in the same way to process and temperature variations it is possible to correct for the effect of these variations in a simpler way that is possible in circuits including multiple different components, which may each respond differently to process and temperature variations. An example of a system that uses different components, and would be subject to this shortcoming, is shown in U.S. Pat. No. 6,054,883A. Furthermore, embodiments of the present disclosure do not use “amplitude clipping” as is the case for U.S. Pat. No. 6,054,883A and can result in a loss of signal.

(80) Embodiments disclosed herein may use a systematic algorithm and can be made insensitive to variations in the value of circuit components.

(81) Common reference numerals or variables between Figures represent common features.

(82) Various improvements and modifications may be made to the above without departing from the scope of the disclosure.

Claims

1. A correction circuit for correcting an amplitude imbalance and a phase imbalance between an in-phase signal and a quadrature signal, the correction circuit comprising: a plurality of variable gain circuits configured to provide in-phase and quadrature signals having balanced amplitudes and balanced phases, wherein: each variable gain circuit is configured to apply a gain to amplify, attenuate or to pass a signal, and the gain for each variable gain circuit is approximately equal to:

$\frac{\cos(\theta/2)}{\cos^2(\theta/2) - \sin^2(\theta/2)}$ and/or; $\frac{\sin(\theta/2)}{\alpha(\cos^2(\theta/2) - \sin^2(\theta/2))}$ and/or; $\frac{\sin(\theta/2)}{\cos^2(\theta/2) - \sin^2(\theta/2)}$ and/or; $\frac{\alpha(\cos^2(\theta/2) - \sin^2(\theta/2))}{\cos(\theta/2)}$, the phase imbalance parameter θ being the phase difference $\Delta\theta$ between the in-phase signal and the quadrature signal minus 90° ; and the amplitude imbalance parameter α being the peak amplitude of the in-phase signal or the peak amplitude of the quadrature signal, divided by the other of the peak amplitude of the in-phase signal and the peak amplitude of the quadrature signal.

2. The correction circuit of claim 1 configured to: receive a first in-phase signal and a first quadrature signal; provide a second in-phase signal and a second quadrature signal; wherein: there is an amplitude imbalance and a phase imbalance between the first in-phase signal and the first quadrature signal; and the amplitudes and phases of the second in-phase signal and the second quadrature signal are balanced.

3. The correction circuit of claim 2, wherein the plurality of variable gain circuits comprises: a first variable gain circuit configured to apply a first gain; a second variable gain circuit configured to apply a second gain; a third variable gain circuit configured to apply a third gain; and a fourth variable gain circuit configured to apply a fourth gain.

4. The correction circuit of claim 3, comprising: a first input node for receiving the first in-phase signal; a second input node for receiving the first quadrature signal; a first output node for providing the second in-phase signal; and a second output node for providing the second quadrature signal.

5. The correction circuit of claim 4, wherein: the first variable gain circuit comprises: i) a first input terminal coupled to the first input node; and ii) a first output terminal coupled to the first output node; the second variable gain circuit comprises: i) a second input terminal coupled to the second input node; and ii) a second output terminal coupled to the first output node; the third variable gain circuit comprises: i) a third input terminal coupled to the first input node; and ii) a third output terminal coupled to the second output node; and the fourth variable gain circuit comprises: i) a fourth input terminal coupled to the second input node; and ii) a fourth output terminal coupled to the second output node.

6. The correction circuit of claim 5, wherein: the first gain is approximately equal to $\frac{\cos(\frac{\theta}{2})}{\cos^2(\frac{\theta}{2}) - \sin^2(\frac{\theta}{2})}$

and/or; the second gain is approximately equal to $\frac{\sin(\frac{\theta}{2})}{\alpha(\cos^2(\frac{\theta}{2}) - \sin^2(\frac{\theta}{2}))}$ and/or; the third gain is approximately equal to $\frac{\sin(\frac{\theta}{2})}{\cos^2(\frac{\theta}{2}) - \sin^2(\frac{\theta}{2})}$ the fourth gain is approximately equal to $\frac{\cos(\frac{\theta}{2})}{\alpha(\cos^2(\frac{\theta}{2}) - \sin^2(\frac{\theta}{2}))}$.

7. The correction circuit of claim 1, wherein the plurality of variable gain circuits are configured to apply a phase rotation to the in-phase and quadrature signals.

8. The correction circuit of claim 7 configured to: receive a first in-phase signal and a first quadrature signal; and provide a second in-phase signal and a second quadrature signal, wherein: there is an amplitude imbalance and a phase imbalance between the first in-phase signal and the first quadrature signal; and the amplitudes and phases of the second in-phase signal and the second quadrature signal are balanced and have a phase rotation.

9. The correction circuit of claim 8, wherein the plurality of variable gain circuits comprises: a first variable gain circuit configured to apply a first gain; a second variable gain circuit configured to

apply a second gain; a third variable gain circuit configured to apply a third gain; and a fourth variable gain circuit configured to apply a fourth gain.

10. The correction circuit of claim 9, comprising: a first input node for receiving the first in-phase signal; a second input node for receiving the first quadrature signal; a first output node for providing the second in-phase signal; and a second output node for providing the second quadrature signal.

11. The correction circuit of claim 10, wherein: the first variable gain circuit comprises: i) a first input terminal coupled to the first input node; and ii) a first output terminal coupled to the first output node; the second variable gain circuit comprises: i) a second input terminal coupled to the second input node; and ii) a second output terminal coupled to the first output node; the third variable gain circuit comprises: i) a third input terminal coupled to the first input node; and ii) a third output terminal coupled to the second output node; and the fourth variable gain circuit comprises: i) a fourth input terminal coupled to the second input node; and ii) a fourth output terminal coupled to the second output node.

12. The correction circuit of claim 11, wherein the first, second, third and fourth gains are each dependent on: a phase rotation parameter ϕ ; and one or both of: i) the phase imbalance parameter θ ; and ii) the amplitude imbalance parameter α .

13. The correction circuit of claim 12, wherein: the first gain is approximately equal to

$$\frac{\cos(\theta/2 - \phi)}{\cos(\theta/2 - \phi)\cos(\theta/2 + \phi) - \sin(\theta/2 - \phi)\sin(\theta/2 + \phi)} \quad \text{and/or; the second gain is approximately equal to}$$

$$\frac{\alpha(\cos(\theta/2 - \phi)\cos(\theta/2 + \phi) - \sin(\theta/2 - \phi)\sin(\theta/2 + \phi))}{\cos(\theta/2 + \phi)} \quad \text{and/or; the third gain is approximately equal to}$$

$$\frac{\alpha(\cos(\theta/2 - \phi)\cos(\theta/2 + \phi) - \sin(\theta/2 - \phi)\sin(\theta/2 + \phi))}{\sin(\theta/2 - \phi)} \quad \text{and/or; the fourth gain is approximately equal to}$$

$$\frac{\cos(\theta/2 - \phi)\cos(\theta/2 + \phi) - \sin(\theta/2 - \phi)\sin(\theta/2 + \phi)}{\sin(\theta/2 - \phi)} \cdot$$

14. The correction circuit of claim 1, comprising calibration circuitry configured to undertake a calibration process comprising: detecting amplitude and phase imbalances; determining the gain of each of the plurality of variable gain circuits required to provide in-phase and quadrature signals having balanced amplitudes and phases; and adjusting the gain of each of the plurality of variable gain circuits, based on the determining, such that the gains of the variable gain circuits are suitable to provide in-phase and quadrature signals having balanced amplitudes and phases.

15. The correction circuit of claim 14 configured to: receive a first in-phase signal and a first quadrature signal; provide a second in-phase signal and a second quadrature signal; wherein: there is an amplitude imbalance and a phase imbalance between the first in-phase signal and the first quadrature signal; and the amplitudes and phases of the second in-phase signal and the second quadrature signal are balanced.

16. The correction circuit of claim 15, wherein the plurality of variable gain circuits comprises: a first variable gain circuit configured to apply a first gain; a second variable gain circuit configured to apply a second gain; a third variable gain circuit configured to apply a third gain; and a fourth variable gain circuit configured to apply a fourth gain.

17. The correction circuit of claim 16, comprising: a first input node for receiving the first in-phase signal; a second input node for receiving the first quadrature signal; a first output node for providing the second in-phase signal; and a second output node for providing the second quadrature signal.

18. An apparatus comprising a first transceiver system comprising a first correction circuit for correcting an amplitude imbalance and a phase imbalance between an in-phase signal and a quadrature signal in the first transceiver system, the first correction circuit comprising: a plurality of first variable gain circuits configured to provide in-phase and quadrature signals having balanced amplitudes and balanced phases; wherein: each first variable gain circuit is configured to apply a gain to amplify, attenuate or to pass a signal, and the gain for each variable gain circuit is

$$\text{approximately equal to: } \frac{\cos(\frac{\theta}{2})}{\cos^2(\frac{\theta}{2}) - \sin^2(\frac{\theta}{2})} \quad \text{and/or; } \frac{\sin(\frac{\theta}{2})}{\alpha(\cos^2(\frac{\theta}{2}) - \sin^2(\frac{\theta}{2}))} \quad \text{and/or; } \frac{\sin(\frac{\theta}{2})}{\cos^2(\frac{\theta}{2}) - \sin^2(\frac{\theta}{2})} \quad \text{and/or;}$$

$\frac{\cos(\frac{\theta}{2})}{\alpha(\cos^2(\frac{\theta}{2}) - \sin^2(\frac{\theta}{2}))}$. the phase imbalance parameter θ being the phase difference $\Delta\theta$ between the in-phase signal and the quadrature signal minus 90° ; and the amplitude imbalance parameter α being the peak amplitude of the in-phase signal or the peak amplitude of the quadrature signal, divided by the other of the peak amplitude of the in-phase signal and the peak amplitude of the quadrature signal.

19. A method of correcting an amplitude imbalance and a phase imbalance between an in-phase signal and a quadrature signal using a correction circuit comprising a plurality of variable gain circuits, each variable gain circuit being configured to apply a gain to amplify, attenuate or to pass a signal, wherein: the gain for each variable gain circuit is approximately equal to: $\frac{\cos(\frac{\theta}{2})}{\cos^2(\frac{\theta}{2}) - \sin^2(\frac{\theta}{2})}$

and/or; $\frac{\sin(\frac{\theta}{2})}{\alpha(\cos^2(\frac{\theta}{2}) - \sin^2(\frac{\theta}{2}))}$ and/or; $\frac{\sin(\frac{\theta}{2})}{\cos^2(\frac{\theta}{2}) - \sin^2(\frac{\theta}{2})}$ and/or; $\frac{\cos(\frac{\theta}{2})}{\alpha(\cos^2(\frac{\theta}{2}) - \sin^2(\frac{\theta}{2}))^2}$ the phase imbalance parameter θ being the phase difference $\Delta\theta$ between the in-phase signal and the quadrature signal minus 90° ; and the amplitude imbalance parameter α being the peak amplitude of the in-phase signal or the peak amplitude of the quadrature signal, divided by the other of the peak amplitude of the in-phase signal and the peak amplitude of the quadrature signal; wherein the method comprising: providing in-phase and quadrature signals having balanced amplitudes and balanced phases using the plurality of variable gain circuits.
