

(19) **United States**

(12) **Patent Application Publication**  
**Peidous et al.**

(10) **Pub. No.: US 2025/0259884 A1**

(43) **Pub. Date: Aug. 14, 2025**

(54) **HIGH RESISTIVITY  
SILICON-ON-INSULATOR SUBSTRATE  
COMPRISING AN ISOLATION REGION**

*H01L 21/265* (2006.01)  
*H01L 21/304* (2006.01)  
*H01L 21/322* (2006.01)  
*H01L 21/761* (2006.01)  
*H10D 62/10* (2025.01)

(71) Applicant: **GlobalWafers Co., Ltd.**, Hsinchu (TW)

(72) Inventors: **Igor Peidous**, Liberty Township, OH (US); **Jeffrey L. Libbert**, O'Fallon, MO (US)

(52) **U.S. Cl.**

CPC .. *H01L 21/76254* (2013.01); *H01L 21/02238* (2013.01); *H01L 21/02381* (2013.01); *H01L 21/02488* (2013.01); *H01L 21/02532* (2013.01); *H01L 21/02576* (2013.01); *H01L 21/02595* (2013.01); *H01L 21/0262* (2013.01); *H01L 21/02634* (2013.01); *H01L 21/304* (2013.01); *H01L 21/3226* (2013.01); *H01L 21/761* (2013.01); *H10D 62/114* (2025.01); *H10D 62/115* (2025.01); *H01L 21/0214* (2013.01); *H01L 21/02164* (2013.01); *H01L 21/0217* (2013.01); *H01L 21/02181* (2013.01); *H01L 21/02186* (2013.01); *H01L 21/02189* (2013.01); *H01L 21/02192* (2013.01); *H01L 21/02255* (2013.01); *H01L 21/26513* (2013.01); *H01L 21/26533* (2013.01)

(21) Appl. No.: **19/169,126**

(22) Filed: **Apr. 3, 2025**

**Related U.S. Application Data**

(62) Division of application No. 18/158,217, filed on Jan. 23, 2023, now Pat. No. 12,300,535, which is a division of application No. 17/034,159, filed on Sep. 28, 2020, now Pat. No. 11,587,825, which is a division of application No. 16/352,203, filed on Mar. 13, 2019, now Pat. No. 10,825,718, which is a division of application No. 15/623,519, filed on Jun. 15, 2017, now Pat. No. 10,269,617.

(60) Provisional application No. 62/353,301, filed on Jun. 22, 2016.


**Publication Classification**

(51) **Int. Cl.**  
*H01L 21/762* (2006.01)  
*H01L 21/02* (2006.01)

(57)

**ABSTRACT**

A multilayer composite structure and a method of preparing a multilayer composite structure are provided. The multilayer composite structure comprises a semiconductor handle substrate having a minimum bulk region resistivity of at least about 500 ohm-cm and an isolation region that impedes the transfer of charge carriers along the surface of the handle substrate and reduces parasitic coupling between RF devices.






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B




FIG. 6A




FIG. 6B




FIG. 7A




FIG. 7B






FIG. 8A




FIG. 8B




FIG. 8C




FIG. 9A




FIG. 9B




FIG. 10A




FIG. 10B

**HIGH RESISTIVITY  
SILICON-ON-INSULATOR SUBSTRATE  
COMPRISING AN ISOLATION REGION**

**CROSS REFERENCE TO RELATED  
APPLICATIONS**

**[0001]** This application is a Divisional of U.S. patent application Ser. No. 18/158,217, filed Jan. 23, 2023, which is a Divisional of U.S. patent application Ser. No. 17/034,159, filed Sep. 28, 2020, now U.S. Pat. No. 11,587,825, which is a Divisional of U.S. patent application Ser. No. 16/352,203, filed Mar. 13, 2019, now U.S. Pat. No. 10,825,718, which is a Divisional of U.S. patent application Ser. No. 15/623,519, filed Jun. 15, 2017, now U.S. Pat. No. 10,269,617, which claims the benefit of U.S. Provisional Patent Application No. 62/353,301, filed Jun. 22, 2016. Each application is incorporated herein by reference in its entirety.

**FIELD OF THE INVENTION**

**[0002]** The present invention generally relates to the field of semiconductor wafer manufacture. More specifically, the present invention relates to a method of preparing a handle substrate for use in the manufacture of a semiconductor-on-insulator (e.g., silicon-on-insulator) structure.

**BACKGROUND OF THE INVENTION**

**[0003]** Semiconductor wafers are generally prepared from a single crystal ingot (e.g., a silicon ingot) which is trimmed and ground to have one or more flats or notches for proper orientation of the wafer in subsequent procedures. The ingot is then sliced into individual wafers. While reference will be made herein to semiconductor wafers constructed from silicon, other materials may be used to prepare semiconductor wafers, such as germanium, silicon carbide, silicon germanium, gallium arsenide, and other alloys of Group III and Group V elements, such as gallium nitride or indium phosphide, or alloys of Group II and Group VI elements, such as cadmium sulfide or zinc oxide.

**[0004]** Semiconductor wafers (e.g., silicon wafers) may be utilized in the preparation of composite layer structures. A composite layer structure (e.g., a semiconductor-on-insulator, and more specifically, a silicon-on-insulator (SOI) structure) generally comprises a handle wafer or layer, a device layer, and an insulating (i.e., dielectric) film (typically an oxide layer) between the handle layer and the device layer. Generally, the device layer is between 0.01 and 20 micrometers thick, such as between 0.05 and 20 micrometers thick. Thick film device layers may have a device layer thickness between about 1.5 micrometers and about 20 micrometers. Thin film device layers may have a thickness between about 0.01 micrometer and about 0.20 micrometer. In general, composite layer structures, such as silicon-on-insulator (SOI), silicon-on-sapphire (SOS), and silicon-on-quartz, are produced by placing two wafers in intimate contact, thereby initiating bonding by van der Waal's forces, followed by a thermal treatment to strengthen the bond. The anneal may convert the terminal silanol groups to siloxane bonds between the two interfaces, thereby strengthening the bond.

**[0005]** After thermal anneal, the bonded structure undergoes further processing to remove a substantial portion of the donor wafer to achieve layer transfer. For example, wafer thinning techniques, e.g., etching or grinding, may be used, often referred to as back etch SOI (i.e., BESOI),

wherein a silicon wafer is bound to the handle wafer and then slowly etched away until only a thin layer of silicon on the handle wafer remains. See, e.g., U.S. Pat. No. 5,189,500, the disclosure of which is incorporated herein by reference as if set forth in its entirety. This method is time-consuming and costly, wastes one of the substrates and generally does not have suitable thickness uniformity for layers thinner than a few microns.

**[0006]** Another common method of achieving layer transfer utilizes a hydrogen implant followed by thermally induced layer splitting. Particles (atoms or ionized atoms, e.g., hydrogen atoms or a combination of hydrogen and helium atoms) are implanted at a specified depth beneath the front surface of the donor wafer. The implanted particles form a cleave plane in the donor wafer at the specified depth at which they were implanted. The surface of the donor wafer is cleaned to remove organic compounds or other contaminants, such as boron compounds, deposited on the wafer during the implantation process.

**[0007]** The front surface of the donor wafer is then bonded to a handle wafer to form a bonded wafer through a hydrophilic bonding process. Prior to bonding, the donor wafer and/or handle wafer are activated by exposing the surfaces of the wafers to plasma containing, for example, oxygen or nitrogen. Exposure to the plasma modifies the structure of the surfaces in a process often referred to as surface activation, which activation process renders the surfaces of one or both of the donor wafer and handle wafer hydrophilic. The surfaces of the wafers can be additionally chemically activated by a wet treatment, such as an SC1 clean or hydrofluoric acid. The wet treatment and the plasma activation may occur in either order, or the wafers may be subjected to only one treatment. The wafers are then pressed together, and a bond is formed there between. This bond is relatively weak, due to van der Waal's forces, and must be strengthened before further processing can occur.

**[0008]** In some processes, the hydrophilic bond between the donor wafer and handle wafer (i.e., a bonded wafer) is strengthened by heating or annealing the bonded wafer pair. In some processes, wafer bonding may occur at low temperatures, such as between approximately 300° C. and 500° C. In some processes, wafer bonding may occur at high temperatures, such as between approximately 800° C. and 1100° C. The elevated temperatures cause the formation of covalent bonds between the adjoining surfaces of the donor wafer and the handle wafer, thus solidifying the bond between the donor wafer and the handle wafer. Concurrently with the heating or annealing of the bonded wafer, the particles earlier implanted in the donor wafer weaken the cleave plane.

**[0009]** A portion of the donor wafer is then separated (i.e., cleaved) along the cleave plane from the bonded wafer to form the SOI wafer. Cleaving may be carried out by placing the bonded wafer in a fixture in which mechanical force is applied perpendicular to the opposing sides of the bonded wafer in order to pull a portion of the donor wafer apart from the bonded wafer. According to some methods, suction cups are utilized to apply the mechanical force. The separation of the portion of the donor wafer is initiated by applying a mechanical wedge at the edge of the bonded wafer at the cleave plane in order to initiate propagation of a crack along the cleave plane. The mechanical force applied by the suction cups then pulls the portion of the donor wafer from the bonded wafer, thus forming an SOI wafer.

[0010] According to other methods, the bonded pair may instead be subjected to an elevated temperature over a period of time to separate the portion of the donor wafer from the bonded wafer. Exposure to the elevated temperature causes initiation and propagation of cracks along the cleave plane, thus separating a portion of the donor wafer. The crack forms due to the formation of voids from the implanted ions, which grow by Ostwald ripening. The voids are filled with hydrogen and helium. The voids become platelets. The pressurized gases in the platelets propagate micro-cavities and micro-cracks, which weaken the silicon on the implant plane. If the anneal is stopped at the proper time, the weakened bonded wafer may be cleaved by a mechanical process. However, if the thermal treatment is continued for a longer duration and/or at a higher temperature, the micro-crack propagation reaches the level where all cracks merge along the cleave plane, thus separating a portion of the donor wafer. This method allows for better uniformity of the transferred layer and allows recycle of the donor wafer, but typically requires heating the implanted and bonded pair to temperatures approaching 500° C.

[0011] The use of high resistivity semiconductor-on-insulator (e.g., silicon-on-insulator) wafers for RF related devices such as antenna switches offers benefits over traditional substrates in terms of cost and integration. To reduce parasitic power loss and minimize harmonic distortion inherent when using conductive substrates for high frequency applications it is necessary, but not sufficient, to use substrate wafers with a high resistivity. Accordingly, the resistivity of the handle wafer for an RF device is generally greater than about 500 Ohm-cm. Positive charges in the buried oxide layer (BOX) in a semiconductor on insulator structure and electric fields of operating devices induce inversion and accumulation charges under the front surface of the handle substrate of the semiconductor on insulator structure. The layers formed of these charges provide effective paths for the parasitic coupling between RF devices that enhances device cross-talking, power dissipation, and harmonic distortion of RF signals.

#### SUMMARY OF THE INVENTION

[0012] The present invention is directed to a method of preparing a multilayer structure, the method comprising: implanting As<sup>+</sup> ions through a front surface of a single crystal semiconductor handle substrate to thereby form an isolation region comprising arsenic-doped semiconductor, wherein the single crystal semiconductor handle substrate comprises two major, generally parallel surfaces, one of which is the front surface of the single crystal semiconductor handle substrate and the other of which is a back surface of the single crystal semiconductor handle substrate, a circumferential edge joining the front and back surfaces of the single crystal semiconductor handle substrate, a central plane between the front surface and the back surface of the single crystal semiconductor handle substrate, and a bulk region between the front and back surfaces of the single crystal semiconductor handle substrate, wherein the single crystal semiconductor handle substrate has a minimum bulk resistivity of at least about 500 ohm-cm; depositing a dielectric layer on the front surface of the single crystal semiconductor handle substrate; and bonding a front surface of a single crystal semiconductor donor substrate to the dielectric layer of the single crystal semiconductor handle substrate to thereby form a bonded structure, wherein the

single crystal semiconductor donor substrate comprises two major, generally parallel surfaces, one of which is the front surface of the semiconductor donor substrate and the other of which is a back surface of the semiconductor donor substrate, a circumferential edge joining the front and back surfaces of the semiconductor donor substrate, and a central plane between the front and back surfaces of the semiconductor donor substrate, and further wherein the semiconductor donor substrate comprises a cleave plane.

[0013] The present invention is further directed to a method of preparing a multilayer structure, the method comprising: implanting O<sup>+</sup> ions through a front surface of a single crystal semiconductor handle substrate to thereby form an isolation region comprising semiconductor oxide, wherein the single crystal semiconductor handle substrate comprises two major, generally parallel surfaces, one of which is the front surface of the single crystal semiconductor handle substrate and the other of which is a back surface of the single crystal semiconductor handle substrate, a circumferential edge joining the front and back surfaces of the single crystal semiconductor handle substrate, a central plane between the front surface and the back surface of the single crystal semiconductor handle substrate, and a bulk region between the front and back surfaces of the single crystal semiconductor handle substrate, wherein the single crystal semiconductor handle substrate has a minimum bulk resistivity of at least about 500 ohm-cm; depositing a dielectric layer on the front surface of the single crystal semiconductor handle substrate; and bonding a front surface of a single crystal semiconductor donor substrate to the dielectric layer of the single crystal semiconductor handle substrate to thereby form a bonded structure, wherein the single crystal semiconductor donor substrate comprises two major, generally parallel surfaces, one of which is the front surface of the semiconductor donor substrate and the other of which is a back surface of the semiconductor donor substrate, a circumferential edge joining the front and back surfaces of the semiconductor donor substrate, and a central plane between the front and back surfaces of the semiconductor donor substrate, and further wherein the semiconductor donor substrate comprises a cleave plane.

[0014] The present invention is still further directed to a method of preparing a multilayer structure, the method comprising: thermally oxidizing a front surface of a single crystal semiconductor handle substrate to thereby grow an oxide layer on the front surface of the single crystal semiconductor handle substrate, wherein the single crystal semiconductor handle substrate comprises two major, generally parallel surfaces, one of which is the front surface of the single crystal semiconductor handle substrate and the other of which is a back surface of the single crystal semiconductor handle substrate, a circumferential edge joining the front and back surfaces of the single crystal semiconductor handle substrate, a central plane between the front surface and the back surface of the single crystal semiconductor handle substrate, and a bulk region between the front and back surfaces of the single crystal semiconductor handle substrate, wherein the single crystal semiconductor handle substrate has a minimum bulk resistivity of at least about 500 ohm-cm; depositing a polycrystalline silicon layer on the oxide layer; depositing a dielectric layer on the polycrystalline silicon layer; and bonding a front surface of a single crystal semiconductor donor substrate to the dielectric layer of the single crystal semiconductor handle substrate to

thereby form a bonded structure, wherein the single crystal semiconductor donor substrate comprises two major, generally parallel surfaces, one of which is the front surface of the semiconductor donor substrate and the other of which is a back surface of the semiconductor donor substrate, a circumferential edge joining the front and back surfaces of the semiconductor donor substrate, and a central plane between the front and back surfaces of the semiconductor donor substrate, and further wherein the semiconductor donor substrate comprises a cleave plane.

**[0015]** The present invention is still further directed to a method of preparing a multilayer structure, the method comprising: epitaxially depositing an epitaxial arsenic-doped silicon layer on a front surface of a single crystal semiconductor handle substrate, wherein the single crystal semiconductor handle substrate comprises two major, generally parallel surfaces, one of which is the front surface of the single crystal semiconductor handle substrate and the other of which is a back surface of the single crystal semiconductor handle substrate, a circumferential edge joining the front and back surfaces of the single crystal semiconductor handle substrate, a central plane between the front surface and the back surface of the single crystal semiconductor handle substrate, and a bulk region between the front and back surfaces of the single crystal semiconductor handle substrate, wherein the single crystal semiconductor handle substrate has a minimum bulk resistivity of at least about 500 ohm-cm; epitaxially depositing an epitaxial silicon layer on the arsenic-doped silicon layer; depositing a dielectric layer on the silicon layer; and bonding a front surface of a single crystal semiconductor donor substrate to the dielectric layer of the single crystal semiconductor handle substrate to thereby form a bonded structure, wherein the single crystal semiconductor donor substrate comprises two major, generally parallel surfaces, one of which is the front surface of the semiconductor donor substrate and the other of which is a back surface of the semiconductor donor substrate, a circumferential edge joining the front and back surfaces of the semiconductor donor substrate, and a central plane between the front and back surfaces of the semiconductor donor substrate, and further wherein the semiconductor donor substrate comprises a cleave plane.

**[0016]** Other objects and features will be in part apparent and in part pointed out hereinafter.

#### BRIEF DESCRIPTION OF THE DRAWINGS

**[0017]** FIG. 1 is a depiction of an HR-SOI structure comprising a depletion layer and an n-type inversion region.

**[0018]** FIG. 2 is a depiction of an HR-SOI structure comprising a depletion layer and a n-type inversion region and further comprising devices in operation.

**[0019]** FIG. 3 is a depiction of an HR-SOI structure comprising devices in operation, which depicts an effective bipolar coupling between RF devices through the depletion layer.

**[0020]** FIG. 4 depicts a single crystal semiconductor handle substrate.

**[0021]** FIGS. 5A and 5B depict a process flow according to some embodiments of the present invention.

**[0022]** FIGS. 6A and 6B depict a process flow according to some embodiments of the present invention.

**[0023]** FIGS. 7A and 7B depict a process flow according to some embodiments of the present invention.

**[0024]** FIGS. 8A, 8B, and 8C depict a process flow according to some embodiments of the present invention.

**[0025]** FIGS. 9A and 9B depict a SOI structure comprising an isolation region comprising a p/n junction.

**[0026]** FIGS. 10A and 10B depict a SOI structure comprising an isolation region comprising a dielectric layer.

#### DETAILED DESCRIPTION OF THE EMBODIMENT(S) OF THE INVENTION

**[0027]** According to the present invention, a method is provided for fabricating a high resistivity semiconductor on insulator (HR-SOI) wafer for radiofrequency (RF) device applications involving lateral device isolation with trenches. The isolation region is extended into the handle substrate under the dielectric layer, e.g., a buried oxide layer (BOX). Such isolation region impedes the transfer of charge carriers along the surface of the handle substrate and reduces the parasitic coupling between RF devices. The present invention proposes to embed an additional thin isolation region under the surface of the semiconductor handle substrate. Said isolation region may be based any of p/n junction, dielectric, or semi-insulating material. Said isolation region further suppresses the cross-talk between devices, power losses, and harmonic distortions of device signals.

**[0028]** In general, a high resistivity semiconductor on insulator (HR-SOI) wafer for radiofrequency (RF) device applications is generally p-type (e.g., boron doped) with a typical resistivity in the range of about 1000 ohm cm to about 2000 ohm cm. The HR-SOI structure additionally comprises a dielectric layer, generally a buried oxide layer (BOX) that comprises positive charges. The typical positive charges in a BOX layer deplete holes and induce n-type inversion at the surface of handle substrates. The width of the depletion region may be between about 5 micrometers and about 10 micrometers. The inversion layer is several orders on magnitude thinner. See FIG. 1 for a depiction of an HR-SOI structure 2 comprising a depletion region 6 and n-type inversion layer 8. As shown in FIG. 1, the HR-SOI structure 2 comprises a semiconductor handle substrate 4, a buried oxide layer (BOX) 10, and a semiconductor device layer 12. Positive charges in the buried oxide layer 10 deplete holes in the depletion region 6 and induce n-type charge inversion 8.

**[0029]** With reference to FIGS. 1 and 2, during a dynamic process of RF device 20, 22 operation, at a particular instance, a voltage potential of a device 20 is altered to negative, while another device 22 is biased positively. The n-type inversion layer 8 is a readily available source of electrons. Under those devices 20 with negative bias, the n-type inversion layer 8 injects electrons into the depletion layer 6. Under positively biased devices 22, an electric field 24 is established such that the related n-type inversion layer 8 collects electrons from the depletion layer 6. Even if the structure 2 comprises an amorphous region 26 that separates n-type inversion layer 8 in the semiconductor handle substrate 4 under devices 20, 22 to be isolated from each other, an effective bipolar coupling 30 occurs through the thick depletion layer 6 between the devices 20, 22. See FIG. 3.

**[0030]** The present invention provides an SOI structure that eliminates the bipolar coupling between RF devices via trench isolation extend into handle substrates comprising an amorphous region. This is achieved by a thin isolation layer in the handle substrate near its surface. The isolation layer may be based on any of p/n junction, dielectric, or semi-

insulating material. The depth of the isolation layer should not exceed the depth of the amorphous regions. The isolation layer should preferably be as thin as possible, yet preserving continuity.

### I. Semiconductor Handle Substrate and Semiconductor Donor Substrate

**[0031]** The substrates for use in the present invention include a semiconductor handle substrate, e.g., a single crystal semiconductor handle wafer and a semiconductor donor substrate, e.g., a single crystal semiconductor donor wafer. The semiconductor device layer in a semiconductor-on-insulator composite structure is derived from the single crystal semiconductor donor wafer. The semiconductor device layer may be transferred onto the semiconductor handle substrate by wafer thinning techniques such as etching a semiconductor donor substrate or by cleaving a semiconductor donor substrate comprising a damage plane.

**[0032]** With reference to FIG. 4, an exemplary, non-limiting single crystal semiconductor handle wafer **100** is depicted. In general, the single crystal semiconductor handle wafer **100** comprises two major, generally parallel surfaces. One of the parallel surfaces is a front surface **102** of the single crystal semiconductor handle wafer **100**, and the other parallel surface is a back surface **104** of the single crystal semiconductor handle wafer **100**. The single crystal semiconductor handle wafer **100** comprises a circumferential edge **106** joining the front and back surfaces **102**, **104**. The single crystal semiconductor handle wafer **100** comprise a central axis **108** perpendicular to the two major, generally parallel surfaces **102**, **104** and also perpendicular to a central plane defined by the points midway between the front and back surfaces **102**, **104**. The single crystal semiconductor handle wafer **100** comprises a bulk region **110** between the two major, generally parallel surfaces **102**, **104**. Since semiconductor wafers, e.g., silicon wafers, typically have some total thickness variation (TTV), warp, and bow, the midpoint between every point on the front surface **102** and every point on the back surface **104** may not precisely fall within a plane. As a practical matter, however, the TTV, warp, and bow are typically so slight that to a close approximation the midpoints can be said to fall within an imaginary central plane which is approximately equidistant between the front and back surfaces.

**[0033]** Prior to any operation as described herein, the front surface **102** and the back surface **104** of the single crystal semiconductor handle wafer **100** may be substantially identical. A surface is referred to as a “front surface” or a “back surface” merely for convenience and generally to distinguish the surface upon which the operations of method of the present invention are performed. In the context of the present invention, a “front surface” of a single crystal semiconductor handle wafer **100**, e.g., a single crystal silicon handle wafer, refers to the major surface of the substrate that becomes an interior surface of the bonded structure. Accordingly, a “back surface” of a single crystal semiconductor handle wafer **100**, e.g., a handle wafer, refers to the major surface that becomes an exterior surface of the bonded structure. Similarly, a “front surface” of a single crystal semiconductor donor substrate, e.g., a single crystal silicon donor wafer, refers to the major surface of the single crystal semiconductor donor substrate that becomes an interior surface of the bonded structure, and a “back surface” of a single crystal semiconductor donor substrate, e.g., a single

crystal silicon donor wafer, refers to the major surface that becomes an exterior surface of the bonded structure. Upon completion of conventional bonding and wafer thinning steps, the single crystal semiconductor donor substrate forms the semiconductor device layer of the semiconductor-on-insulator (e.g., silicon-on-insulator) composite structure.

**[0034]** The single crystal semiconductor handle substrate and the single crystal semiconductor donor substrate may be single crystal semiconductor wafers. In preferred embodiments, the semiconductor wafers comprise a material selected from the group consisting of silicon, silicon carbide, silicon germanium, gallium arsenide, gallium nitride, indium phosphide, indium gallium arsenide, germanium, and combinations thereof. The single crystal semiconductor wafers, e.g., the single crystal silicon handle wafer and single crystal silicon donor wafer, of the present invention typically have a nominal diameter of at least about 150 mm, at least about 200 mm, at least about 300 mm, or at least about 450 mm. Wafer thicknesses may vary from about 250 micrometers to about 1500 micrometers, such as between about 300 micrometers and about 1000 micrometers, suitably within the range of about 500 micrometers to about 1000 micrometers. In some specific embodiments, the wafer thickness may be about 725 micrometers. In some embodiments, the wafer thickness may be about 775 micrometers.

**[0035]** In particularly preferred embodiments, the single crystal semiconductor wafers comprise single crystal silicon wafers which have been sliced from a single crystal ingot grown in accordance with conventional Czochralski crystal growing methods or float zone growing methods. Such methods, as well as standard silicon slicing, lapping, etching, and polishing techniques are disclosed, for example, in F. Shimura, *Semiconductor Silicon Crystal Technology*, Academic Press, 1989, and *Silicon Chemical Etching*, (J. Grabmaier ed.) Springer-Verlag, N.Y., 1982 (incorporated herein by reference). Preferably, the wafers are polished and cleaned by standard methods known to those skilled in the art. See, for example, W. C. O'Mara et al., *Handbook of Semiconductor Silicon Technology*, Noyes Publications. If desired, the wafers can be cleaned, for example, in a standard SC1/SC2 solution. In some embodiments, the single crystal silicon wafers of the present invention are single crystal silicon wafers which have been sliced from a single crystal ingot grown in accordance with conventional Czochralski (“Cz”) crystal growing methods, typically having a nominal diameter of at least about 150 mm, at least about 200 mm, at least about 300 mm, or at least about 450 mm. Preferably, both the single crystal silicon handle wafer and the single crystal silicon donor wafer have mirror-polished front surface finishes that are free from surface defects, such as scratches, large particles, etc. Wafer thickness may vary from about 250 micrometers to about 1500 micrometers, such as between about 300 micrometers and about 1000 micrometers, suitably within the range of about 500 micrometers to about 1000 micrometers. In some specific embodiments, the wafer thickness may be about 725 micrometers. In some embodiments, the wafer thickness may be about 775 micrometers.

**[0036]** In some embodiments, the single crystal semiconductor wafers, i.e., single crystal semiconductor handle wafer and single crystal semiconductor donor wafer, comprise interstitial oxygen in concentrations that are generally achieved by the Czochralski-growth method. In some embodiments, the single crystal semiconductor wafers com-



prise oxygen in a concentration between about 4 PPMA and about 18 PPMA. In some embodiments, the semiconductor wafers comprise oxygen in a concentration between about 10 PPMA and about 35 PPMA. In some embodiments, the single crystal silicon wafer comprises oxygen in a concentration of no greater than about 10 PPMA. Interstitial oxygen may be measured according to SEMI MF 1188-1105.

**[0037]** The single crystal semiconductor handle wafer **100** may have any resistivity obtainable by the Czochralski or float zone methods. Accordingly, the resistivity of the single crystal semiconductor handle wafer **100** is based on the requirements of the end use/application of the structure of the present invention. The resistivity may therefore vary from milliohm or less to megaohm or more. In some embodiments, the single crystal semiconductor handle wafer **100** comprises a p-type or an n-type dopant. Suitable dopants include boron (p type), gallium (p type), phosphorus (n type), antimony (n type), and arsenic (n type). The dopant concentration is selected based on the desired resistivity of the handle wafer. In some embodiments, the single crystal semiconductor handle substrate comprises a p-type dopant. In some embodiments, the single crystal semiconductor handle substrate is a single crystal silicon wafer comprising a p-type dopant, such as boron.

**[0038]** In some embodiments, the single crystal semiconductor handle wafer **100** has a relatively low minimum bulk resistivity, such as below about 100 ohm-cm, below about 50 ohm-cm, below about 1 ohm-cm, below about 0.1 ohm-cm, or even below about 0.01 ohm-cm. In some embodiments, the single crystal semiconductor handle substrate **100** has a relatively low minimum bulk resistivity, such as below about 100 ohm-cm, or between about 1 ohm-cm and about 100 ohm-cm. Low resistivity wafers may comprise electrically active dopants, such as boron (p type), gallium (p type), aluminum (p type), indium (p type), phosphorus (n type), antimony (n type), and arsenic (n type).

**[0039]** In some embodiments, the single crystal semiconductor handle wafer **100** has a relatively high minimum bulk resistivity. High resistivity wafers are generally sliced from single crystal ingots grown by the Czochralski method or float zone method. High resistivity wafers may comprise electrically active dopants, such as boron (p type), gallium (p type), aluminum (p type), indium (p type), phosphorus (n type), antimony (n type), and arsenic (n type), in generally very low concentrations. Cz-grown silicon wafers may be subjected to a thermal anneal at a temperature ranging from about 600° C. to about 1000° C. in order to annihilate thermal donors caused by oxygen that are incorporated during crystal growth. In some embodiments, the single crystal semiconductor handle wafer has a minimum bulk resistivity of at least 100 Ohm-cm, or even at least about 500 Ohm-cm, such as between about 100 Ohm-cm and about 100,000 Ohm-cm, or between about 500 Ohm-cm and about 100,000 Ohm-cm, or between about 1000 Ohm-cm and about 100,000 Ohm-cm, or between about 500 Ohm-cm and about 10,000 Ohm-cm, or between about 750 Ohm-cm and about 10,000 Ohm-cm, between about 1000 Ohm-cm and about 10,000 Ohm-cm, between about 1000 Ohm-cm and about 6000 ohm-cm, between about 2000 Ohm-cm and about 10,000 Ohm-cm, between about 3000 Ohm-cm and about 10,000 Ohm-cm, or between about 3000 Ohm-cm and about 5,000 Ohm-cm. In some preferred embodiments, the single crystal semiconductor handle substrate has a bulk resistivity between about 1000 Ohm-cm and about 6,000

Ohm-cm. In some preferred embodiments, the single crystal semiconductor handle substrate comprises an electrically active dopant selected from the group consisting of boron, aluminum, gallium, indium, and any combination thereof. In some preferred embodiments, the single crystal semiconductor handle substrate comprises boron, which may be present in a concentration less than about  $2 \times 10^{13}$  atoms/cm<sup>3</sup>, less than about  $1 \times 10^{13}$  atoms/cm<sup>3</sup>, such as less than about  $5 \times 10^{12}$  atoms/cm<sup>3</sup>, or less than about  $1 \times 10^{12}$  atoms/cm<sup>3</sup>. Methods for preparing high resistivity wafers are known in the art, and such high resistivity wafers may be obtained from commercial suppliers, such as SunEdison Semiconductor Ltd. (St. Peters, MO; formerly MEMC Electronic Materials, Inc.).

**[0040]** The single crystal semiconductor handle wafer **100** may comprise single crystal silicon. The single crystal semiconductor handle wafer **100** may have any of (100), (110), or (111) crystal orientation, and the choice of crystal orientation may be dictated by the end use of the structure.

**[0041]** Optionally, the front surface **102**, the back surface **104**, or both may be oxidized according to methods known in the art. Oxidation may be accomplished by means known in the art, such as thermal oxidation (in which some portion of the deposited semiconductor material film will be consumed), CVD oxide deposition, or by exposure to a standard cleaning solution, such as an SC1/SC2 cleaning solution. The oxidation layer on the front surface **102**, the back surface **104**, or both may be at least about 1 nanometer thick, such as between about 10 nanometers and about 5000 nanometers thick, such as between about 100 nanometers and about 1000 nanometers, or between about 200 nanometers and about 400 nanometers. In some embodiments, the oxidation layer is relatively thin, such as between about 5 angstroms and about 25 angstroms, such as between about 10 angstroms and about 15 angstroms. Thin oxide layers can be obtained by exposure to a standard cleaning solution, such as an SC1/SC2 cleaning solution.

## II. Forming an Isolation Region in the Handle Substrate by Arsenic Ion Implantation or by Oxygen Ion Implantation

**[0042]** According to some embodiments of the method of the present invention, an isolation region in a single crystal semiconductor handle wafer may be formed by ion implantation. Suitable ions for implantation may include arsenic, e.g., As<sup>+</sup>, to form an arsenic-doped N<sup>+</sup> layer (p/n junction) or oxygen, e.g., O<sup>+</sup> and/or O<sub>2</sub><sup>+</sup>, to form a dielectric or semi-insulating semiconductor oxide layer buried in the handle wafer. In some embodiments, both arsenic, e.g., As<sup>+</sup>, and oxygen, e.g., O<sup>+</sup> or O<sub>2</sub><sup>+</sup>, are implanted. See FIG. 5A, which depicts ion implantation **120**, either As<sup>+</sup> ion implantation or O<sup>+</sup> ion implantation or both, through a front surface **102** of a single crystal semiconductor handle wafer **100**. FIG. 5B depicts a single crystal semiconductor handle wafer **100** comprising an isolation region **120** formed by either As<sup>+</sup> ion implantation or O<sup>+</sup> ion implantation or both through a front surface **102** of a single crystal semiconductor handle wafer **100**.

**[0043]** In some embodiments, arsenic ions, As<sup>+</sup>, are implanted to form an arsenic-doped N<sup>+</sup> layer (p/n junction) as the isolation region. The isolation region **120** therefore comprises arsenic-doped semiconductor. In some embodiments, the single crystal semiconductor handle wafer **100** comprises a single crystal silicon handle wafer, and the

isolation region **120** therefore comprises arsenic-doped silicon. Ion implantation may be carried out in a commercially available instrument, such as an Applied Materials Quantum II, a Quantum LEAP, or a Quantum X. Arsenic ions,  $\text{As}^+$ , may be implanted at a dosage between about  $1 \times 10^{12}$  atoms/cm<sup>2</sup> to about  $5 \times 10^{14}$  atoms/cm<sup>2</sup>, such as between about  $5 \times 10^{12}$  atoms/cm<sup>2</sup> to about  $1 \times 10^{14}$  atoms/cm<sup>2</sup>. Arsenic ion implant energies may range from about 1 keV to about 500 keV, such as from about 10 keV to about 100 keV, such as between about 10 keV and about 50 keV, such as about 20 keV. In some embodiments, the  $\text{As}^+$  ions are implanted to a depth of between about 20 angstroms and about 400 angstroms, such as between about 50 angstroms and about 200 angstroms, as measured from the front surface of the single crystal semiconductor handle substrate toward the central plane. The isolation region **120** should be thinner than the depth of the amorphous region (see FIGS. **9A**, **9B**, **10A**, **10B**) so the thickness of the isolation region **120** depends in part upon the configuration of the device, in which the amorphous region may vary in thickness. In some embodiments, the isolation region **120** may be between about 50 angstroms and about 10,000 angstroms thick, or between about 200 angstroms and about 10,000 angstroms thick, such as between about 300 angstroms and about 1000 angstroms, or between about 50 angstroms and about 200 angstroms. In some embodiments, the isolation region may have a resistivity between about  $0.25 \times 10^6$  ohm cm and about  $1 \times 10^{14}$  ohm cm, such as between about  $1 \times 10^{12}$  ohm cm and about  $1 \times 10^{14}$  ohm cm.

**[0044]** In some embodiments, oxygen ions, e.g.,  $\text{O}^+$  and/or  $\text{O}_2^+$ , are implanted to form a semi-insulating or dielectric layer as the isolation region. The isolation region **120** therefore comprises semiconductor oxide. In some embodiments, the single crystal semiconductor handle wafer **100** comprises a single crystal silicon handle wafer, and the isolation region **120** therefore comprises silicon dioxide. Ion implantation may be carried out in a commercially available instrument, such as an Applied Materials Quantum II, a Quantum LEAP, or a Quantum X. Oxygen ions,  $\text{O}^+$  and/or  $\text{O}_2^+$ , may be implanted at a dosage between about  $5 \times 10^{14}$  atoms/cm<sup>2</sup> to about  $5 \times 10^{17}$  atoms/cm<sup>2</sup>, such as between about  $1 \times 10^{15}$  atoms/cm<sup>2</sup> to about  $1 \times 10^{17}$  atoms/cm<sup>2</sup>. Oxygen ion implant energies may range from about 1 keV to about 200 keV, such as from about 5 keV to about 50 keV, such as between about 5 keV and about 20 keV, such as about 10 keV. In some embodiments, the  $\text{O}^+$  and/or  $\text{O}_2^+$  ions are implanted to a depth of between about 20 angstroms and about 400 angstroms, such as between about 50 angstroms and about 200 angstroms, as measured from the front surface of the single crystal semiconductor handle substrate toward the central plane. The isolation region **120** should be thinner than the depth of the amorphous region (see FIGS. **9A**, **9B**, **10A**, **10B**) so the thickness of the isolation region **120** depends in part upon the configuration of the device, in which the amorphous region may vary in thickness. In some embodiments, the isolation region **120** may be between about 50 angstroms and about 10,000 angstroms thick, or between about 200 angstroms and about 10,000 angstroms thick, such as between about 300 angstroms and about 1000 angstroms, or between about 50 angstroms and about 200 angstroms. In some embodiments, the isolation region may have a resistivity between about  $0.25 \times 10^6$  ohm cm and about  $1 \times 10^{14}$  ohm cm, such as between about  $1 \times 10^{12}$  ohm cm and about  $1 \times 10^{14}$  ohm cm.

**[0045]** In some embodiments, the ion implantation method advantageously disrupts the crystallinity of the front surface region of the handle substrate, the front surface region being defined as the region between the front surface **102** of the handle substrate **100** and the isolation layer **120**. See FIG. **5B**. Accordingly, the front surface region of the handle substrate may comprise polycrystalline semiconductor or amorphous semiconductor. Polycrystalline semiconductor, e.g., polycrystalline silicon, denotes a material comprising small silicon crystals having random crystal orientations. Polycrystalline semiconductor, e.g., polycrystalline silicon, grains may be as small in size as about 20 nanometers. The polycrystalline semiconductor, e.g., polycrystalline silicon, grains may be as large as 1000 nanometers. In some embodiments, the polycrystalline semiconductor, e.g., polycrystalline silicon, grains may have an average size between about 20 nanometers and about 500 nanometers. Amorphous semiconductor, e.g., amorphous silicon, comprises a non-crystalline allotropic form of silicon, which lacks short range and long range order. Semiconductor, e.g., silicon, grains having crystallinity over no more than about 10 nanometers may also be considered essentially amorphous.

### III. Forming an Isolation Region in the Handle Substrate by Thermal Oxide Film Deposition

**[0046]** According to some embodiments of the method of the present invention, an isolation region in a single crystal semiconductor handle wafer may be formed by growth of an oxide region, following by growth a semiconductor material. See FIG. **6A** and FIG. **6B** for a depiction of the growth of an isolation region **200** comprising semiconductor oxide by oxidation of the single crystal semiconductor handle wafer **100**. Oxidation of the single crystal semiconductor handle wafer **100** may be accomplished by means known in the art, such as thermal oxidation (in which some portion of the deposited semiconductor material film will be consumed) or CVD oxide deposition.

**[0047]** In general, a thermal oxidation method oxidizes both the front surface and the back surface of a single crystal semiconductor handle wafer **100** or single crystal semiconductor donor wafer, unless a masking technique is employed to inhibit oxidation of a side, or a portion of a side, of a wafer. In some embodiments, oxidation of both the front side and the back side of a wafer is advantageous to offset compressive stresses that may otherwise result in wafer bow for a wafer having an oxidation layer on only one side of the wafer. In some embodiments, the single crystal semiconductor handle substrate **100**, e.g., a single crystal silicon handle wafer, may be thermally oxidized in a furnace such as an ASM A400 or ASM A400XT. The temperature may range from 750° C. to 1200° C. in an oxidizing ambient. The oxidizing ambient atmosphere can be a mixture of inert gas, such as Ar or  $\text{N}_2$ , and  $\text{O}_2$ . The oxygen content may vary from 1 to 10 percent, or higher. In some embodiments, the oxidizing ambient atmosphere may be up to 100% (a “dry oxidation”). In some embodiments, the ambient atmosphere may comprise a mixture of inert gas, such as Ar or  $\text{N}_2$ , and oxidizing gases, such as  $\text{O}_2$  and water vapor (a “wet oxidation”). Optionally, the ambient atmosphere may contain hydrochloric acid, e.g., up to about 10 volume %, to remove surface impurities during oxidation. In an exemplary embodiment, single crystal semiconductor handle wafer **100** may be loaded into a vertical furnace, such as an ASM A400 or ASM A400XT. The temperature is ramped to the oxidiz-

ing temperature with a mixture of  $N_2$  and  $O_2$ . After the desired oxide thickness has been obtained, the  $O_2$  is turned off and the furnace temperature is reduced and wafers are unloaded from the furnace. The oxidation layer **200** may be between about 20 angstroms and about 400 angstroms thick, such as between 50 angstroms and about 200 angstroms. In thermal oxidation methods in which both the front and back surfaces are oxidized, the silicon dioxide layers are generally the same thicknesses front and back, although techniques may be used, such as etching or polishing, to vary the thicknesses.

**[0048]** In some embodiments, the front surface, the back surface, or both the front and back surfaces of the single crystal semiconductor handle wafer **100** may be oxidized by a chemical vapor deposition process, such as plasma enhanced chemical vapor deposition or low pressure chemical vapor deposition. The oxidation layer **200** may be between about 20 angstroms and about 400 angstroms thick, such as between 50 angstroms and about 200 angstroms.

**[0049]** Plasma enhanced chemical vapor deposition may occur in a commercially available tool, such as those available from EV Group, such as EVG®810LT Low Temp Plasma Activation System. General requirements of a plasma enhanced CVD chamber include a reactor with various electrode designs, power generation electronics, impedance matching network to transfer power to the gas load, mass flow controllers for input gasses, and pressure control systems. Typical systems are vertical tube reactors powered by an inductively coupled RF source. The single crystal semiconductor handle wafer **100** and/or donor wafer is loaded into the chamber and placed on a heated support chamber. The chamber is evacuated and backfilled with an oxygen gas source in a carrier gas, such as argon, to a pressure less than atmospheric to thereby create the plasma. Oxygen and/or water are suitable source gases for plasma oxide treatment. To deposit a silicon nitride or a silicon dioxide plasma film, suitable silicon precursors include methyl silane, silicon tetrahydride (silane), trisilane, disilane, pentasilane, neopentasilane, tetrasilane, dichlorosilane ( $SiH_2Cl_2$ ), trichlorosilane ( $SiHCl_3$ ), silicon tetrachloride ( $SiCl_4$ ), tetra-ethyl orthosilicate ( $Si(OCH_2CH_3)_4$ ), among others. Plasma deposition may occur at a temperature between about 20° C. and about 400° C. The flow rate ratios of the gaseous silicon precursor and the gaseous oxygen precursor may be between about 1/200 and about 1/50, such as about 1/100.

**[0050]** The LPCVD process can be done in a cold or hot walled quartz tube reactor. Hot walled furnaces allow batch processing and therefore high throughput. They also provide good thermal uniformity, and thus result in uniform films. A disadvantage of hot wall systems is that deposition also occurs on the furnace walls, so that frequent cleaning or replacement of the tube is necessary to avoid flaking of the deposited material and subsequent particle contamination. Cold wall reactors are lower maintenance, as there is no film deposition on the reactor walls. The low pressure chemical vapor semiconductor oxide (e.g., silicon dioxide) may be formed at pressures between about 0.01 Torr and about 100 Torr, such as between about 0.1 Torr and about 1 Torr in a low pressure chemical vapor deposition. Temperatures may range between 425° C. and 900° C. Suitable precursors include those listed for PECVD.

**[0051]** According to the method of the present invention and with reference to FIG. 6B, a polycrystalline or amor-

phous semiconductor material **202** is deposited onto the oxidation layer **200** of the single crystal semiconductor handle wafer **100**. Such materials include polycrystalline semiconductor materials and amorphous semiconductor materials. Materials that may be polycrystalline or amorphous include silicon (Si), silicon germanium (SiGe), silicon doped with carbon (SiC), and germanium (Ge). Polycrystalline silicon denotes a material comprising small silicon crystals having random crystal orientations. Polycrystalline silicon grains may be as small in size as about 20 nanometers. The polycrystalline silicon grains may be as large as 1000 nanometers. In some embodiments, the polycrystalline silicon grains may have an average size between about 20 nanometers and about 500 nanometers. According to the method of the present invention, the smaller the crystal grain size of polycrystalline silicon deposited the higher the defectivity in the charge trapping layer. Amorphous silicon comprises a non-crystalline allotropic form of silicon, which lacks short range and long range order. Silicon grains having crystallinity over no more than about 10 nanometers may also be considered essentially amorphous.

**[0052]** The material for deposition onto the oxidation layer **200** of the single crystal semiconductor handle wafer **100** may be deposited by means known in the art. For example, the semiconductor material may be deposited using metalorganic chemical vapor deposition (MOCVD), physical vapor deposition (PVD), chemical vapor deposition (CVD), low pressure chemical vapor deposition (LPCVD), plasma enhanced chemical vapor deposition (PECVD), or molecular beam epitaxy (MBE). Silicon precursors for LPCVD or PECVD include methyl silane, silicon tetrahydride (silane), trisilane, disilane, pentasilane, neopentasilane, tetrasilane, dichlorosilane ( $SiH_2Cl_2$ ), silicon tetrachloride ( $SiCl_4$ ), among others. For example, polycrystalline silicon may be deposited onto the oxidation layer **200** of the single crystal semiconductor handle wafer **100** by pyrolyzing silane ( $SiH_4$ ) in a temperature range between about 550° C. and about 690° C., such as between about 580° C. and about 650° C. The chamber pressure may range from about 70 to about 400 mTorr. Amorphous silicon may be deposited by plasma enhanced chemical vapor deposition (PECVD) at temperatures generally ranging between about 75° C. and about 300° C. The overall thickness of the polycrystalline or amorphous semiconductor material **202** may be between about 50 nanometers and about 4000 nanometers, such as between about 100 nanometers and about 2000 nanometers.

#### V. Forming an Isolation Region in the Handle Substrate by Epitaxial Deposition of Arsenic Doped Layer

**[0053]** According to some embodiments of the method of the present invention, an isolation region in a single crystal semiconductor handle wafer **100** may be formed by epitaxial deposition of an arsenic-doped silicon layer, following by epitaxial deposition of a semiconductor material. See FIG. 7A and FIG. 7B for a depiction of the growth of an isolation region **300** comprising arsenic-doped silicon by epitaxial deposition of such a layer on the front surface of the single crystal semiconductor handle wafer **100**. Epitaxially deposited material matches the crystalline order of the underlying substrate. Epitaxial deposition may occur by chemical vapor deposition (CVD), low pressure chemical vapor deposition (LPCVD), plasma enhanced chemical vapor deposition (PECVD), or molecular beam epitaxy (MBE). Epitaxial

deposition may occur by vapor phase or liquid phase deposition. Silicon precursors for epitaxial deposition include methyl silane, silicon tetrahydride (silane), trisilane, disilane, pentasilane, neopentasilane, tetrasilane, dichlorosilane ( $\text{SiH}_2\text{Cl}_2$ ), silicon tetrachloride ( $\text{SiCl}_4$ ), among others. Arsenic precursors for epitaxial deposition include alkyl arsines, such as mono 1-methylethylarsine, mono 1-methylpropylarsine, mono 1,1-dimethylethylarsine, mono 1-methylbutylarsine, mono 1,1-dimethylpropylarsine, mono 1,1-dimethylbutylarsine, mono 1,1-dichylethylarsine, mono 1,1,2-trimethylpropylarsine, mono 1,1,3,3-tetramethylbutylarsine, mono 1-methylheptylarsine, mono 1-methylnonylarsine, mono  $\alpha$ -methylbenzylarsine, mono  $\alpha,\alpha$ -dimethylbenzylarsine, mono  $\alpha$ -methyl(4-methylbenzyl)arsine, bis(1-methylethyl)arsine, bis(1-methylpropyl)arsine, bis(1,1-dimethylethyl)arsine, bis(1-methylbutyl)arsine, bis(1,1-dimethylpropyl)arsine, bis(1,1-dimethylbutyl)arsine, bis(1,1,3,3-tetramethylbutyl)arsine, bis( $\alpha$ -methylbenzyl)arsine and the like. The isolation region **300** comprising arsenic doped silicon may be between about 20 angstroms and about 400 angstroms thick, such as between 50 angstroms and about 200 angstroms. In some embodiments, the isolation region may have a resistivity between about  $0.25 \times 10^6$  ohm cm and about  $1 \times 10^{14}$  ohm cm, such as between about  $1 \times 10^{12}$  ohm cm and about  $1 \times 10^{14}$  ohm cm.

**[0054]** Following deposition of the isolation region **300** comprising arsenic doped silicon, the flow of the arsenic precursor is stopped, and epitaxial deposition continues with only the silicon precursor to thereby deposit an epitaxial silicon layer. With reference to FIG. 7B, epitaxial deposition continues until an epitaxial silicon layer **302** is deposited having a thickness between about 50 nanometers and about 4000 nanometers, such as between about 100 nanometers and about 2000 nanometers.

## VI. Deposition of Semiconductor Oxide on Handle Substrate

**[0055]** In some embodiments and with reference to FIGS. 8A and 8B, a dielectric layer **500** is deposited on the front surface **102** of the single crystal semiconductor handle substrate **100**. The dielectric layer **500** may comprise a material selected from the group consisting of silicon dioxide, silicon oxynitride, silicon nitride, hafnium oxide, titanium oxide, zirconium oxide, lanthanum oxide, barium oxide, and a combination thereof. In some embodiments, the dielectric layer **500** comprises a buried oxide layer having a thickness of at least about 10 nanometer thick, such as between about 10 nanometers and about 10,000 nanometers, between about 10 nanometers and about 5,000 nanometers, or between about 100 nanometers and about 400 nanometers.

**[0056]** In some embodiments and with reference to FIGS. 8A and 8B, the front surface of the single crystal semiconductor handle substrate **100** (e.g., a silicon wafer) comprising the isolation region **400** is oxidized to form a dielectric layer **500** (a semiconductor oxide layer, e.g., a silicon dioxide layer) on the front surface **102** of the single crystal semiconductor handle substrate **100**. The isolation region **400** is prepared according to one of the methods set forth herein above. The dielectric layer **500** (a semiconductor oxide layer, e.g., a silicon dioxide layer) is suitable as a buried oxide layer in the manufacture of a semiconductor-on-insulator structure (e.g., silicon-on-insulator) comprising a single crystal semiconductor handle substrate **100** com-

prising an isolation region **400**, a semiconductor oxide (e.g., silicon dioxide) layer **500**, and a single crystal semiconductor device layer. In order to form a semiconductor oxide layer **500** (e.g., a silicon dioxide layer), the front surface of the single crystal semiconductor handle substrate **100** (e.g., a silicon wafer) is oxidized. This may be accomplished by means known in the art, such as thermal oxidation (in which some portion of the deposited semiconductor material film will be consumed) or CVD oxide deposition.

**[0057]** In some embodiments, the single crystal semiconductor handle substrate **100**, e.g., a single crystal silicon handle wafer, comprising the isolation region **400** may be thermally oxidized in a furnace such as an ASM A400 or ASM A400XT. The temperature may range from 750° C. to 1200° C. in an oxidizing ambient. The oxidizing ambient atmosphere can be a mixture of inert gas, such as Ar or N<sub>2</sub>, and O<sub>2</sub>. The oxygen content may vary from 1 to 10 percent, or higher. In some embodiments, the oxidizing ambient atmosphere may be up to 100% (a “dry oxidation”). In some embodiments, the ambient atmosphere may comprise a mixture of inert gas, such as Ar or N<sub>2</sub>, and oxidizing gases, such as O<sub>2</sub> and water vapor (a “wet oxidation”). Optionally, the ambient atmosphere may contain hydrochloric acid, e.g., up to about 10 volume %, to remove surface impurities during oxidation. In an exemplary embodiment, the single crystal semiconductor handle substrate **100** may be loaded into a vertical furnace, such as an ASM A400 or ASM A400XT. The temperature is ramped to the oxidizing temperature with a mixture of N<sub>2</sub> and O<sub>2</sub>. After the desired oxide thickness has been obtained, the O<sub>2</sub> is turned off and the furnace temperature is reduced and wafers are unloaded from the furnace. In some embodiments, the semiconductor oxide layer **500** (e.g., a silicon dioxide layer), is formed on the front surface of the single crystal semiconductor handle substrate **100** to an average depth **D1** between about 10 nanometers and about 10,000 nanometers, between about 10 nanometers and about 5,000 nanometers, or between about 100 nanometers and about 400 nanometers.

**[0058]** In some embodiments, the semiconductor oxide layer **500** maybe deposited onto the single crystal semiconductor handle substrate **100**, e.g., a single crystal silicon handle wafer, comprising the isolation region **400** by CVD. Suitable techniques include metalorganic chemical vapor deposition (MOCVD), physical vapor deposition (PVD), chemical vapor deposition (CVD), low pressure chemical vapor deposition (LPCVD), plasma enhanced chemical vapor deposition (PECVD), or molecular beam epitaxy (MBE). Silicon precursors for LPCVD or PECVD include methyl silane, silicon tetrahydride (silane), trisilane, disilane, pentasilane, neopentasilane, tetrasilane, dichlorosilane ( $\text{SiH}_2\text{Cl}_2$ ), silicon tetrachloride ( $\text{SiCl}_4$ ), among others. Oxygen may be provided by oxygen or ozone. Silicon oxide may be deposited onto the front surface of the single crystal semiconductor handle substrate **100** by pyrolyzing silane ( $\text{SiH}_4$ ) and oxygen in a temperature range between about 550° C. and about 690° C., such as between about 580° C. and about 650° C. The chamber pressure may range from about 70 to about 400 mTorr. In some embodiments, the semiconductor oxide layer **500** (e.g., a silicon dioxide layer), is formed by CVD on the front surface of the single crystal semiconductor handle substrate **100** to an average depth **D1** between about 10 nanometers and about 10,000 nanometers,

between about 10 nanometers and about 5,000 nanometers, or between about 100 nanometers and about 400 nanometers.

**[0059]** After oxidation, wafer cleaning is optional. If desired, the wafer can be cleaned, for example, in a standard SC1/SC2 solution.

## VII. Wafer Bonding

**[0060]** With reference to FIGS. 8A, 8B, and 8C, the single crystal semiconductor handle substrate **100**, e.g. a single crystal semiconductor handle wafer such as a single crystal silicon handle wafer, prepared according to the method described herein comprising an isolation region **400** and a dielectric layer **500** is next bonded to a semiconductor donor substrate **600**, e.g., a single crystal semiconductor donor wafer, which is prepared according to conventional layer transfer methods. The single crystal semiconductor donor substrate **600** may be single crystal semiconductor wafers. In preferred embodiments, the semiconductor wafers comprise a material selected from the group consisting of silicon, silicon carbide, silicon germanium, gallium arsenide, gallium nitride, indium phosphide, indium gallium arsenide, germanium, and combinations thereof. Depending upon the desired properties of the final integrated circuit device, the single crystal semiconductor (e.g., silicon) donor wafer **600** may comprise electrically active dopants, such as boron (p type), gallium (p type), aluminum (p type), indium (p type), phosphorus (n type), antimony (n type), and arsenic (n type). In some embodiments, the donor wafer may comprise a combination of p type dopants. In some embodiments, the donor wafer may comprise a combination of n type dopants. In some embodiments, the donor wafer may comprise a combination of p type dopants and n type dopants. The resistivity of the single crystal semiconductor (e.g., silicon) donor wafer may range from 1 to 50 Ohm-cm, typically, from 5 to 25 Ohm-cm. The single crystal semiconductor donor wafer may be subjected to standard process steps including oxidation, implant, and post implant cleaning. Accordingly, a single crystal semiconductor donor substrate **600** (e.g., a single crystal semiconductor donor wafer), such as a single crystal semiconductor wafer of a material that is conventionally used in preparation of multilayer semiconductor structures, e.g., a single crystal silicon donor wafer, that has been etched and polished and optionally oxidized, is subjected to ion implantation to form a damage layer in the donor substrate.

**[0061]** In some embodiments, the single crystal semiconductor donor substrate **600** comprises a dielectric layer. The dielectric layer may comprise one or more insulating layers formed on the front surface of the single crystal semiconductor donor wafer **600**. The dielectric layer according to the present invention may comprise insulating materials selected from among silicon dioxide, silicon nitride, silicon oxynitride, hafnium oxide, titanium oxide, zirconium oxide, lanthanum oxide, barium oxide, and any combination thereof. In some embodiments, the dielectric layer comprises one or more insulating layers comprising a material selected from the group consisting of silicon dioxide, silicon nitride, silicon oxynitride, and any combination thereof. In some embodiments, the dielectric layer has a thickness of at least about 10 nanometer thick, such as between about 10 nanometers and about 10,000 nanometers, between about 10 nanometers and about 5,000 nanometers, between 50 nanometers and about 400 nanometers, or between about 100

nanometers and about 400 nanometers, such as about 50 nanometers, 100 nanometers, or 200 nanometers.

**[0062]** In some embodiments, the dielectric layer comprises multiple layers of insulating material. The dielectric layer may comprise two insulating layers, three insulating layers, or more. Each insulating layer may comprise a material selected from among silicon dioxide, silicon oxynitride, silicon nitride, hafnium oxide, titanium oxide, zirconium oxide, lanthanum oxide, barium oxide, and any combination thereof. In some embodiments, each insulating layer may comprise a material selected from the group consisting of silicon dioxide, silicon nitride, silicon oxynitride, and any combination thereof. Each insulating layer may have a thickness of at least about 10 nanometer thick, such as between about 10 nanometers and about 10,000 nanometers, between about 10 nanometers and about 5,000 nanometers, between 50 nanometers and about 400 nanometers, or between about 100 nanometers and about 400 nanometers, such as about 50 nanometers, 100 nanometers, or 200 nanometers.

**[0063]** In some embodiments, the front surface of the single crystal semiconductor donor substrate **600** (e.g., a single crystal silicon donor substrate) may be thermally oxidized (in which some portion of the deposited semiconductor material film will be consumed) to prepare the semiconductor oxide film, or the semiconductor oxide (e.g., silicon dioxide) film may be grown by CVD oxide deposition. In some embodiments, the front surface of the single crystal semiconductor donor substrate **600** may be thermally oxidized in a furnace such as an ASM A400 or ASM A400XT in the same manner described above. In some embodiments, the donor substrates are oxidized to provide an oxide layer on the front surface layer of at least about 1 nanometer thick, such as between about 10 nanometers and about 5000 nanometers thick, such as between about 100 nanometers and about 1000 nanometers, or between about 200 nanometers and about 400 nanometers. In some embodiments, the oxidation layer is relatively thin, such as between about 5 angstroms and about 25 angstroms, such as between about 10 angstroms and about 15 angstroms.

**[0064]** Ion implantation may be carried out in a commercially available instrument, such as an Applied Materials Quantum II, a Quantum LEAP, or a Quantum X. Implanted ions include He, H, H<sub>2</sub>, or combinations thereof. Ion implantation is carried out as a density and duration sufficient to form a damage layer in the semiconductor donor substrate. Implant density may range from about 10<sup>12</sup> ions/cm<sup>2</sup> to about 10<sup>17</sup> ions/cm<sup>2</sup>, such as from about 10<sup>14</sup> ions/cm<sup>2</sup> to about 10<sup>17</sup> ions/cm<sup>2</sup>, such as from about 10<sup>15</sup> ions/cm<sup>2</sup> to about 10<sup>16</sup> ions/cm<sup>2</sup>. Implant energies may range from about 1 keV to about 3,000 keV, such as from about 5 keV to about 1,000 keV, or from about 5 keV to about 200 keV, or from 5 keV to about 100 keV, or from 5 keV to about 80 keV. The depth of implantation determines the thickness of the single crystal semiconductor device layer in the final SOI structure. The ions may be implanted to a depth between about 100 angstroms and about 30,000 angstroms, such as between about 200 angstroms and about 20,000 angstroms, such as between about 2000 angstroms and about 15,000 angstroms, or between about 15,000 angstroms and about 30,000 angstroms. In some embodiments it may be desirable to subject the single crystal semiconductor donor wafers, e.g., single crystal silicon donor wafers, to a clean after the implant. In

some preferred embodiments, the clean could include a Piranha clean followed by a DI water rinse and SC1/SC2 cleans.

**[0065]** In some embodiments of the present invention, the single crystal semiconductor donor substrate **600** having an ion implant region therein formed by He<sup>+</sup>, H<sup>+</sup>, H<sub>2</sub><sup>+</sup>, and any combination thereof ion implant is annealed at a temperature sufficient to form a thermally activated cleave plane in the single crystal semiconductor donor substrate. An example of a suitable tool might be a simple Box furnace, such as a Blue M model. In some preferred embodiments, the ion implanted single crystal semiconductor donor substrate is annealed at a temperature of from about 200° C. to about 350° C., from about 225° C. to about 350° C., preferably about 350° C. Thermal annealing may occur for a duration of from about 2 hours to about 10 hours, such as from about 2 hours to about 8 hours. Thermal annealing within these temperatures ranges is sufficient to form a thermally activated cleave plane. After the thermal anneal to activate the cleave plane, the single crystal semiconductor donor substrate surface is preferably cleaned.

**[0066]** In some embodiments, the ion-implanted and optionally cleaned and optionally annealed single crystal semiconductor donor substrate is subjected to oxygen plasma and/or nitrogen plasma surface activation. In some embodiments, the oxygen plasma surface activation tool is a commercially available tool, such as those available from EV Group, such as EVG®810LT Low Temp Plasma Activation System. The ion-implanted and optionally cleaned single crystal semiconductor donor wafer is loaded into the chamber. The chamber is evacuated and backfilled with O<sub>2</sub> or N<sub>2</sub> to a pressure less than atmospheric to thereby create the plasma. The single crystal semiconductor donor wafer is exposed to this plasma for the desired time, which may range from about 1 second to about 120 seconds. Oxygen or nitrogen plasma surface oxidation is performed in order to render the front surface of the single crystal semiconductor donor substrate hydrophilic and amenable to bonding to a single crystal semiconductor handle substrate prepared according to the method described above. After plasma activation, the activated surface is rinsed with deionized water. The wafer is then spun dry prior to bonding.

**[0067]** The hydrophilic front surface layer of the single crystal semiconductor donor substrate **600** and the dielectric layer **500** in contact with the single crystal semiconductor handle substrate **100** are next brought into intimate contact to thereby form a bonded structure. See FIG. 8B The bonded structure comprises a dielectric layer **500**, e.g., a buried oxide, between the single crystal semiconductor handle substrate **100** comprising the isolation region **400** and the single crystal semiconductor donor substrate **600**. A portion of the dielectric layer **500** is contributed by the oxidized front surface of the single crystal semiconductor handle substrate **100** and, optionally, a portion of the dielectric layer contributed by the oxidized front surface of the single crystal semiconductor donor substrate **600**. In some embodiments, the dielectric layer **500** comprises a buried oxide layer having a thickness of at least about 10 nanometer thick, such as between about 10 nanometers and about 10,000 nanometers, between about 10 nanometers and about 5,000 nanometers, or between about 100 nanometers and about 400 nanometers.

**[0068]** Since the mechanical bond is relatively weak, the bonded structure may be further annealed to solidify the

bond between the single crystal semiconductor donor substrate **600** and the single crystal semiconductor handle substrate **100**. In some embodiments of the present invention, the bonded structure is annealed at a temperature sufficient to form a thermally activated cleave plane in the single crystal semiconductor donor substrate. An example of a suitable tool might be a simple Box furnace, such as a Blue M model. In some preferred embodiments, the bonded structure is annealed at a temperature of from about 200° C. to about 350° C., from about 225° C. to about 350° C., preferably about 350° C. Thermal annealing may occur for a duration of from about 0.5 hours to about 10 hour, preferably a duration of about 2 hours. Thermal annealing within these temperatures ranges is sufficient to form a thermally activated cleave plane. After the thermal anneal to activate the cleave plane, the bonded structure may be cleaved.

**[0069]** After the thermal anneal, the bond between the single crystal semiconductor donor substrate **600** and the single crystal semiconductor handle substrate **100** is strong enough to initiate layer transfer via cleaving the bonded structure at the cleave plane. Cleaving may occur according to techniques known in the art. In some embodiments, the bonded structure may be placed in a conventional cleave station affixed to stationary suction cups on one side and affixed by additional suction cups on a hinged arm on the other side. A crack is initiated near the suction cup attachment and the movable arm pivots about the hinge cleaving the wafer apart. Cleaving removes a portion of the semiconductor donor wafer, thereby leaving a single crystal semiconductor device layer **602**, preferably a silicon device layer, on the semiconductor-on-insulator composite structure. See FIG. 8C.

**[0070]** After cleaving, the cleaved structure may be subjected to a high temperature anneal in order to further strengthen the bond between the transferred device layer **602** and the single crystal semiconductor handle substrate **100**. An example of a suitable tool might be a vertical furnace, such as an ASM A400 or ASM A400XT. In some preferred embodiments, the bonded structure is annealed at a temperature of from about 1000° C. to about 1200° C., preferably at about 1000° C. Thermal annealing may occur for a duration of from about 0.5 hours to about 8 hours, preferably a duration of about 4 hours. Thermal annealing within these temperatures ranges is sufficient to strengthen the bond between the transferred device layer and the single crystal semiconductor handle substrate.

**[0071]** After the cleave and high temperature anneal, the bonded structure may be subjected to a cleaning process designed to remove thin thermal oxide and clean particulates from the surface. In some embodiments, the single crystal semiconductor device layer **602** may be brought to the desired thickness and smoothness by subjecting to a vapor phase HCl etch process in a horizontal flow single wafer epitaxial reactor using H<sub>2</sub> as a carrier gas. In some embodiments, the semiconductor device layer **602** may have a thickness between about 10 nanometers and about 20 micrometers, between about 20 nanometers and about 3 micrometers, such as between about 20 nanometers and about 2 micrometers, such as between about 20 nanometers and about 1.5 micrometers or between about 1.5 micrometers and about 3 micrometers. Thick film device layers may have a device layer thickness between about 1.5 microm-

eters and about 20 micrometers. Thin film device layers may have a thickness between about 0.01 micrometer and about 0.20 micrometer.

**[0072]** In some embodiments, an epitaxial layer may be deposited on the transferred device layer **602**. The epitaxial layer may be deposited onto the entire single crystal semiconductor device layer **602**, or, alternatively, onto only a portion of the single crystal semiconductor device layer **602**. The surface of the single crystal semiconductor device layer **602** may comprise an oxide layer. For example, a silicon oxide layer forms on a silicon surface when it is exposed to air at room temperature and generally has a thickness of from about 10 to about 15 Å. Preferably, the oxide layer is removed from the surface of the single crystal semiconductor device layer **602** before the epitaxial layer is deposited onto the surface. A deposited epitaxial layer may comprise substantially the same electrical characteristics as the underlying single crystal semiconductor device layer **602**. Alternatively, the epitaxial layer may comprise different electrical characteristics as the underlying single crystal semiconductor device layer **602**. An epitaxial layer may comprise a material selected from the group consisting of silicon, silicon carbide, silicon germanium, gallium arsenide, gallium nitride, indium phosphide, indium gallium arsenide, germanium, and combinations thereof. Depending upon the desired properties of the final integrated circuit device, the epitaxial layer may comprise a dopant selected from among boron (p type), gallium (p type), aluminum (p type), indium (p type), phosphorus (n type), antimony (n type), and arsenic (n type). The resistivity of the epitaxial layer may range from 1 to 50 Ohm-cm, typically, from 5 to 25 Ohm-cm. In some embodiments, the epitaxial layer may have a thickness between about 10 nanometers and about 20 micrometers, between about 20 nanometers and about 3 micrometers, such as between about 20 nanometers and about 2 micrometers, such as between about 20 nanometers and about 1.5 micrometers or between about 1.5 micrometers and about 3 micrometers.

**[0073]** The epitaxial deposition preferably is carried out by chemical vapor deposition. Generally speaking, chemical vapor deposition involves exposing the surface of the wafer to an atmosphere comprising silicon in an epitaxial deposition reactor, e.g., a Centura reactor available from Applied Materials. Preferably, the surface of the single crystal semiconductor device layer **602** is exposed to an atmosphere comprising a volatile gas comprising silicon (e.g.,  $\text{SiCl}_4$ ,  $\text{SiHCl}_3$ ,  $\text{SiH}_2\text{Cl}_2$ ,  $\text{SiH}_3\text{Cl}$ , or  $\text{SiH}_4$ ). The atmosphere also preferably contains a carrier gas (preferably  $\text{H}_2$ ). For example, the source of silicon during the epitaxial deposition may be  $\text{SiH}_2\text{Cl}_2$  or  $\text{SiH}_4$ . If  $\text{SiH}_2\text{Cl}_2$  is used, the reactor vacuum pressure during deposition preferably is from about 500 to about 760 Torr. If, on the other hand,  $\text{SiH}_4$  is used, the reactor pressure preferably is about 100 Torr. Most preferably, the source of silicon during the deposition is  $\text{SiHCl}_3$ . This tends to be much cheaper than other sources. In addition, an epitaxial deposition using  $\text{SiHCl}_3$  may be conducted at atmospheric pressure. This is advantageous because no vacuum pump is required and the reactor chamber does not have to be as robust to prevent collapse. Moreover, fewer safety hazards are presented and the chance of air or other gases leaking into the reactor chamber is lessened.

**[0074]** During the epitaxial deposition, the temperature of the wafer surface preferably is ramped to and maintained at

a temperature sufficient to prevent the atmosphere comprising silicon from depositing polycrystalline silicon on the surface. Generally, the temperature of the surface during this period preferably is at least about 900° C. More preferably, the temperature of the surface is maintained in the range of between about 1050 and about 1150° C. Most preferably, the temperature of the surface is maintained at the silicon oxide removal temperature.

**[0075]** The rate of growth of the epitaxial deposition preferably is from about 0.5 to about 7.0  $\mu\text{m}/\text{min}$ . A rate of about 3.5 to about 4.0  $\mu\text{m}/\text{min}$  may be achieved, for example, by using an atmosphere consisting essentially of about 2.5 mole %  $\text{SiHCl}_3$  and about 97.5 mole %  $\text{H}_2$  at a temperature of about 1150° C. and an absolute pressure of up to about 1 atm.

**[0076]** In some applications, the single crystal semiconductor device layer **602** comprises an epitaxial layer which imparts electrical properties. In some embodiments, the epitaxial layer is lightly doped with phosphorous. Therefore, the ambient for epitaxial deposition comprises phosphorous present as a volatile compound, such as, for example, phosphine,  $\text{PH}_3$ . In some embodiments, the epitaxial layer can contain boron. Such a layer may be prepared by, for example, including  $\text{B}_2\text{H}_6$  in the atmosphere during the deposition.

**[0077]** Epitaxial deposition typically requires a post-epi cleaning step following epitaxial deposition to remove byproducts formed during the epitaxial deposition. This step is used to prevent time-dependent haze, which results if such byproducts react with air. In addition, many post-epi cleaning techniques tend to form a silicon oxide layer on the epitaxial surface which tends to passivate (i.e., protect) the surface. The epitaxial wafers of the present invention may be cleaned by methods known in the art.

## VIII. Structures

**[0078]** The finished SOI wafer comprises the semiconductor handle substrate **100** comprising isolation region **400**, the dielectric layer **500** (e.g., buried oxide layer), and the semiconductor device layer **602**, and, optionally, an epitaxial layer, may then be subjected to end of line metrology inspections and cleaned a final time using typical SC1-SC2 process.

**[0079]** The present invention provides an SOI structure that eliminates the bipolar coupling between RF devices with trench isolation extended into the handle substrates with amorphous regions. This is achieved by a thin isolation region in the handle substrate near its surface. The isolation layer may be based on either p/n junction or dielectric or semi-insulating material. See FIGS. 9A and 9B, which depicts a structure comprising an isolation region comprising a p/n junction provided by a N+ buried layer. See FIGS. 10A and 10B, which depicts a structure comprising an isolation region comprising a dielectric layer.

**[0080]** FIGS. 9A and 9B depict an SOI structure **702** comprising an isolation region **714** based on an N+ layer. FIG. 9A depicts of an HR-SOI structure **702** comprising a depletion region **706** and n-type inversion layer **708**. As shown in FIG. 9A, the HR-SOI structure **702** comprises a semiconductor handle substrate **704**, a buried oxide layer **710**, and a semiconductor device layer **712**. The semiconductor device layer **712** may be fabricated to comprise RF devices **720**, **722**. See FIG. 9B. The HR-SOI structure **702** comprises an amorphous region **726** between RF devices

**720, 722.** Positive charges in the buried oxide layer **710** induce depletion holds in the depletion region **706** and induce n-type charge inversion **708**. The HR-SOI structure **702** is prepared according to the method of the present invention to comprise an isolation region **714** based on an N+ layer.

**[0081]** With reference to FIGS. **9A** and **9B**, during a dynamic process of RF device **720, 722** operation, at a particular instance, a voltage potential of a device **720** is altered to negative, while another device **722** is biased positively. The n-type inversion layer **708** is a readily available source of electrons. Under those devices **720** with negative bias, the n-type inversion layer **708** injects electrons into the depletion layer. Under positively biased devices **722**, an electric field is established such that the related-type inversion layer **708** collects electrons from the depletion layer **706**. The thin isolation layer **714**, based on N+ buried layer, in the handle substrate **704** near its surface eliminates the bipolar coupling **728** between RF devices with trench isolation.

**[0082]** FIGS. **10A** and **10B** depict an SOI structure **802** comprising an isolation region **814** based on a dielectric layer. FIG. **10A** depicts of an HR-SOI structure **802** comprising a depletion region **806** and n-type inversion layer **808**. As shown in FIG. **10A**, the HR-SOI structure **802** comprises a semiconductor handle substrate **804**, a buried oxide layer **810**, and a semiconductor device layer **812**. The semiconductor device layer **812** may be fabricated to comprise RF devices **820, 822**. See FIG. **10B**. The HR-SOI structure **802** comprises an amorphous region **826** between RF devices **820, 822**. Positive charges in the buried oxide layer **810** induce depletion holds in the depletion region **806** and induce n-type charge inversion **808**. The HR-SOI structure **802** is prepared according to the method of the present invention to comprise an isolation region **814** based on a dielectric layer.

**[0083]** With reference to FIGS. **10A** and **10B**, during a dynamic process of RF device **820, 822** operation, at a particular instance, a voltage potential of a device **820** is altered to negative, while another device **822** is biased positively. The n-type inversion layer **808** is a readily available source of electrons. Under those devices **820** with negative bias, the n-type inversion layer **808** injects electrons into the depletion layer. Under positively biased devices **822**, an electric field is established such that the related-type inversion layer **808** collects electrons from the depletion layer **806**. The thin isolation layer **814**, based on a dielectric layer, in the handle substrate **804** near its surface eliminates the bipolar coupling **828** between RF devices with trench isolation.

**[0084]** Having described the invention in detail, it will be apparent that modifications and variations are possible without departing from the scope of the invention defined in the appended claims.

**[0085]** When introducing elements of the present invention or the preferred embodiments(s) thereof, the articles “a”, “an”, “the” and “said” are intended to mean that there are one or more of the elements. The terms “comprising”, “including” and “having” are intended to be inclusive and mean that there may be additional elements other than the listed elements.

**[0086]** In view of the above, it will be seen that the several objects of the invention are achieved and other advantageous results attained.

**[0087]** As various changes could be made in the above products and methods without departing from the scope of the invention, it is intended that all matter contained in the above description and shown in the accompanying drawings shall be interpreted as illustrative and not in a limiting sense.

What is claimed is:

1. A multilayer structure comprising:

- a single crystal semiconductor handle substrate, wherein the single crystal semiconductor handle substrate comprises two major, generally parallel surfaces, one of which is a front surface of the single crystal semiconductor handle substrate and the other of which is a back surface of the single crystal semiconductor handle substrate, a circumferential edge joining the front and back surfaces of the single crystal semiconductor handle substrate, a central plane between the front surface and the back surface of the single crystal semiconductor handle substrate, and a bulk region between the front and back surfaces of the single crystal semiconductor handle substrate, wherein the single crystal semiconductor handle substrate has a bulk resistivity of at least about 500 Ohm-cm;
- an isolation region in interfacial contact with the front surface of the single crystal semiconductor handle substrate, wherein the isolation region comprises an oxygen-doped semiconductor layer, has a thickness between about 50 Angstroms and about 10,000 Angstroms, and has a resistivity between about  $0.25 \times 10^6$  Ohm-cm and about  $1 \times 10^{14}$  Ohm-cm;
- a semiconductor layer in interfacial contact with the isolation region, wherein the semiconductor layer comprises a polycrystalline semiconductor, an amorphous semiconductor, or a single crystal semiconductor, wherein the polycrystalline semiconductor, the amorphous semiconductor, or the single crystal semiconductor is selected from the group consisting of silicon (Si), silicon germanium (SiGe), silicon doped with carbon (SiC), and germanium (Ge), and the semiconductor layer has a thickness between about 50 nanometers and about 4000 nanometers;
- a dielectric layer in interfacial contact with the semiconductor layer; and
- a single crystal semiconductor device layer in interfacial contact with the dielectric layer.

2. The multilayer structure of claim 1 wherein the bulk resistivity of the single crystal semiconductor handle substrate is between about 500 Ohm-cm and about 100,000 Ohm-cm.

3. The multilayer structure of claim 1 wherein the bulk resistivity of the single crystal semiconductor handle substrate is between about 2000 Ohm-cm and about 10,000 Ohm-cm.

4. The multilayer structure of claim 1 wherein the bulk resistivity of the single crystal semiconductor handle substrate is between about 3000 Ohm-cm and about 10,000 Ohm-cm.

5. The multilayer structure of claim 1 wherein the bulk resistivity of the single crystal semiconductor handle substrate is between about 3000 Ohm-cm and about 5,000 Ohm-cm.

6. The multilayer structure of claim 1 wherein the thickness of the isolation region is between about 200 Angstroms and about 10,000 Angstroms.



7. The multilayer structure of claim 1 wherein the thickness of the isolation region is between about 300 Angstroms and about 1000 Angstroms.

8. The multilayer structure of claim 1 wherein the thickness of the isolation region is between about 50 Angstroms and about 200 Angstroms.

9. The multilayer structure of claim 1 wherein the isolation region comprises oxygen-doped silicon.

10. The multilayer structure of claim 13 wherein the resistivity of the isolation region is between about  $1 \times 10^{12}$  ohm cm and about  $1 \times 10^{14}$  ohm cm.

11. The multilayer structure of claim 1 wherein the semiconductor layer comprises polycrystalline silicon.

12. The multilayer structure of claim 1 wherein the semiconductor layer comprises amorphous silicon.

13. The multilayer structure of claim 1 wherein the semiconductor layer comprises single crystal silicon.

14. The multilayer structure of claim 1 wherein the dielectric layer comprises a material selected from the group consisting of silicon dioxide, silicon nitride, silicon oxynitride, hafnium oxide, titanium oxide, zirconium oxide, lanthanum oxide, barium oxide, and a combination thereof.

15. The multilayer structure of claim 1 wherein the single crystal semiconductor device layer comprises a radiofrequency device.

16. The multilayer structure of claim 1 wherein the single crystal semiconductor handle substrate is p-type and has the bulk resistivity between about 1000 Ohm-cm and about 6000 Ohm-cm.

17. The multilayer structure of claim 1 wherein the dielectric layer comprises at least two insulating layers, each insulating layer selected from the group consisting of silicon dioxide, silicon nitride, and silicon oxynitride.

\* \* \* \* \*