# US Patent & Trademark Office Patent Public Search | Text View

United States Patent

Kind Code

Date of Patent

Inventor(s)

12388026

B2

August 12, 2025

Su; Yao-Chun et al.

# Electronic package with rotated semiconductor die

#### **Abstract**

An electronic package includes a base of a rectangular shape, and a chip package including a first interface circuit die and a second interface circuit die. The first interface circuit die and second interface circuit die are mounted on a redistribution layer structure and encapsulated within a molding compound. The chip package is mounted on a top surface of the base and rotated relative to the base above a vertical axis that is orthogonal to the top surface through a rotation offset angle. A metal ring is mounted on the top surface of the base.

Inventors: Su; Yao-Chun (Hsinchu, TW), Hsu; Chih-Jung (Hsinchu, TW), Lin; Yi-Jou

(Hsinchu, TW), Peng; I-Hsuan (Hsinchu, TW)

**Applicant: MEDIATEK INC.** (Hsin-Chu, TW)

Family ID: 1000008752431

Assignee: MEDIATEK INC. (Hsinchu, TW)

Appl. No.: 18/383466

Filed: October 24, 2023

#### **Prior Publication Data**

**Document Identifier**US 20240055358 A1

Publication Date
Feb. 15, 2024

## **Related U.S. Application Data**

continuation parent-doc US 17553760 20211216 US 11830820 child-doc US 18383466 continuation parent-doc US 16846381 20200412 US 11222850 20220111 child-doc US 17553760 us-provisional-application US 62848064 20190515

## **Publication Classification**

Int. Cl.: H01L23/538 (20060101); H01L23/00 (20060101); H01L23/31 (20060101); H01L23/367 (20060101); H01L23/58 (20060101); H01L23/66 (20060101); H01L25/065 (20230101)

#### **U.S. Cl.:**

CPC **H01L23/5386** (20130101); **H01L23/3128** (20130101); **H01L23/3675** (20130101); **H01L23/5385** (20130101); **H01L23/562** (20130101); **H01L23/565** (20130101); **H01L23/66** (20130101); **H01L25/0655** (20130101); H01L2223/6638 (20130101); H01L2223/6666 (20130101)

#### **Field of Classification Search**

**CPC:** H01L (23/5386); H01L (23/3675); H01L (23/5385); H01L (23/562); H01L (25/0655); H01L (24/20); H01L (2224/04105); H01L (2224/16227); H01L (2224/73253)

## **References Cited**

#### **U.S. PATENT DOCUMENTS**

Patent No.	<b>Issued Date</b>	<b>Patentee Name</b>	U.S. Cl.	CPC
4705917	12/1986	Gates, Jr.	174/559	H01L 23/49822
7167936	12/2006	Lindt	N/A	N/A
7875971	12/2010	Sato	257/730	H01L 23/3675
8072069	12/2010	Fujii	257/737	H01L 23/49838
8110929	12/2011	Imaoka	257/777	H01L 25/0657
10242957	12/2018	Kim	N/A	H01L 25/50
10325841	12/2018	Nakagawa	N/A	H01L 24/13
10707196	12/2019	Kim	N/A	H01L 25/18
11222850	12/2021	Su	N/A	H01L 23/562
11830820	12/2022	Su	N/A	H01L 23/3128
2002/0145197	12/2001	Ohta	N/A	N/A
2003/0147222	12/2002	Lindt	N/A	N/A
2004/0104475	12/2003	Wang	N/A	N/A
2008/0179735	12/2007	Urakawa	N/A	N/A
2008/0211088	12/2007	Sato	N/A	N/A
2009/0001574	12/2008	Fang	N/A	N/A
2010/0155927	12/2009	Cheah	N/A	N/A
2012/0127774	12/2011	Yoshida	N/A	N/A
2014/0048951	12/2013	Lin	N/A	N/A
2015/0118794	12/2014	Lin	438/107	H01L 23/13
2016/0035703	12/2015	Sun	N/A	N/A
2018/0261554	12/2017	Huang	N/A	N/A
2019/0355697	12/2018	Lin	N/A	H01L 24/09
2023/0154893	12/2022	Hiner	257/737	H01L 24/96

## FOREIGN PATENT DOCUMENTS

Patent No. Application Date Country CPC

108028225	12/2017	CN	N/A
108807283	12/2017	CN	N/A
10 2013 103 138	12/2012	DE	N/A
3 582 260	12/2018	EP	N/A
3 582 260	12/2019	EP	N/A
201618238	12/2015	TW	N/A
201839931	12/2017	TW	N/A
2017/049269	12/2016	WO	N/A

*Primary Examiner:* Nguyen; Dao H

## **Background/Summary**

CROSS REFERENCE TO RELATED APPLICATION (1) This application is a continuation application of U.S. application Ser. No. 17/553,760, filed on Dec. 16, 2021, which is a continuation application of U.S. application Ser. No. 16/846,381, filed on Apr. 12, 2020, which claims the benefit of U.S. Provisional Application No. 62/848,064, filed on May 15, 2019. The contents of these applications are incorporated herein by reference.

#### BACKGROUND

- (1) The present disclosure relates generally to the field of semiconductor packaging. More particularly, the present disclosure relates to an electronic package with a rotated semiconductor die.
- (2) Typically, a data communication network includes multiple communication devices and a connection infrastructure or medium for interconnecting or networking the communication devices. The communication devices may include embedded controllers. The communication devices may connect with high-speed analog serial data interfaces or ports configured to operate at Gigabit-persecond (Gbps) data rates (e.g., 56 Gbps or 112 Gbps). The serial data interfaces are configured in accordance with known data transmission standards. The connection infrastructure is capable of interfacing with such high-speed analog serial data interfaces.
- (3) The use of high-speed serial communication links in electronic systems has continued to grow. As known in the art, high-speed data links transmit data from one location to another over transmission lines. These data links can include Serializer/Deserializer data links (i.e. SerDes) that receive data in a parallel format and convert the data to a serial format for high speed transmission. SerDes data links can be part of a backplane in a communications system.
- (4) However, the prior art chip packages for high-data communication applications, which contain SerDes circuits, usually suffer from so-called SerDes loss arose from signal skew or signal delay, which in turn deteriorates the electrical performance of the chip package.
- (5) Further, it is difficult to control the coplanarity and warpage of the conventional large-size chip packages. Typically, to improve the warpage for the large-size chip packages, the foot width of the metal lid or ring is increased or dummy dies are added at open areas. Conventionally, the orientation of the fan-out die attachment is 0, 90, or 270, which is limited by substrate trace design, substrate marks such as bar code, fiducial mark or the like, and ring/lid foot width design at substrate corners.

#### **SUMMARY**

- (6) It is one object of the present disclosure to provide an improved semiconductor electronic package for high-data rate communication applications, which is capable of reducing signal skew or signal delay and thus improving electrical performance of the semiconductor electronic package.
- (7) It is another object of the present disclosure to provide an improved semiconductor electronic

package with metal ring and rotated semiconductor die, which is capable of improving warpage control of the package.

- (8) One aspect of the present disclosure provides an electronic package comprising a package substrate of a rectangular shape and a chip package comprising a first interface circuit die and a second interface circuit die in proximity to the first interface circuit die. The first interface circuit die and the second interface circuit die are mounted on a redistribution layer (RDL) structure and encapsulated within a molding compound. The chip package is mounted on a top surface of the package substrate and rotated relative to the package substrate above a vertical axis that is orthogonal to the top surface through a rotation offset angle. A metal ring is mounted on the top surface of the package substrate.
- (9) According to some embodiments, the rotation offset angle is between 30 and 75 degrees.
- (10) According to some embodiments, the rotation offset angle is about 45 degrees.
- (11) According to some embodiments, the top surface of the package substrate is partitioned into four quadrants by two orthogonal axes in a two-dimensional plane.
- (12) According to some embodiments, the first interface circuit die comprises a first edge directly facing a vertex of the package substrate, wherein a first row of input/output (I/O) pads is disposed along the first edge.
- (13) According to some embodiments, the first interface circuit die comprises a second edge that is perpendicular to the first edge, wherein a second row of input/output (I/O) pads is disposed along the second edge.
- (14) According to some embodiments, a first group of solder balls is arranged along two sides joined at said vertex of the package substrate, and wherein said first row of I/O pads is electrically connected to the first group of solder balls through a plurality first traces, respectively, within one of the four quadrants on the top surface of the package substrate.
- (15) According to some embodiments, a second group of solder balls is arranged along one of said two sides joined at said vertex of the package substrate, and wherein said second row of I/O pads is electrically connected to the second group of solder balls through a plurality second traces, respectively, within said one of the four quadrants on the top surface of the package substrate.
- (16) According to some embodiments, the first interface circuit die comprises a first Serializer/Deserializer (SerDes) circuit block.
- (17) According to some embodiments, the second interface circuit die comprises a second Serializer/Deserializer (SerDes) circuit block.
- (18) According to some embodiments, the electronic package further comprises a plurality of capacitors disposed within a triangular region between the metal ring and a side of the rotated chip package.
- (19) According to some embodiments, the electronic package further comprises a plurality of chips disposed within a triangular region between the metal ring and a side of the rotated chip package.
- (20) According to some embodiments, the plurality of chips is rotated or non-rotated.
- (21) According to some embodiments, the metal ring comprises an extension portion disposed within a triangular region between the metal ring and a side of the rotated chip package for warpage control.
- (22) Another aspect of the invention provides an electronic package comprising a package substrate of a rectangular shape, and a chip package comprising a first interface circuit die and a second interface circuit die in proximity to the first interface circuit die. The first interface circuit die and the second interface circuit die are mounted on a redistribution layer structure and encapsulated within a molding compound. The chip package is mounted on a top surface of the package substrate and rotated relative to the package substrate above a vertical axis that is orthogonal to the top surface through a rotation offset angle. A metal ring is mounted on the top surface of the package substrate.
- (23) According to some embodiments, the rotation offset angle is between 30 and 75 degrees.

- (24) According to some embodiments, the rotation offset angle is about 45 degrees.
- (25) Still another aspect of the invention provides an electronic package comprising a package substrate of a rectangular shape, and a chip package comprising a first interface circuit die and a second interface circuit die in proximity to the first interface circuit die. The first interface circuit die and the second interface circuit die are mounted on a redistribution layer structure and encapsulated within a molding compound. The chip package is mounted on a top surface of the package substrate and rotated relative to the package substrate above a vertical axis that is orthogonal to the top surface through a rotation offset angle. A metal ring is mounted on the top surface of the package substrate. At least one decoupling capacitor is disposed at a corner of the package substrate. The decoupling capacitor is rotated relative to the package substrate above a vertical axis that is orthogonal to the top surface through a rotation offset angle.
- (26) According to some embodiments, the rotation offset angle is between 30 and 75 degrees.
- (27) According to some embodiments, the rotation offset angle is about 45 degrees.
- (28) These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

## **Description**

#### BRIEF DESCRIPTION OF THE DRAWINGS

- (1) The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings:
- (2) FIG. **1** is a perspective top view of a semiconductor electronic package according to one embodiment of the invention;
- (3) FIG. 2 is a schematic, cross-sectional diagram taken alone line I-I' in FIG. 1;
- (4) FIG. **3** is a perspective view of the semiconductor electronic package according to one embodiment of the invention;
- (5) FIG. **4** is a schematic top view of an electronic package with metal ring and rotated semiconductor die on the package substrate;
- (6) FIG. 5 is schematic, cross-sectional view taken alone line II-IF in FIG. 4;
- (7) FIG. **6** is schematic, cross-sectional diagram showing an electronic package with metal lid according to another embodiment of the invention;
- (8) FIG. **7** is a schematic top view of an electronic package with metal ring and rotated semiconductor die showing that more decoupling capacitors are disposed within the triangular regions between the metal ring and the chip package according to another embodiment of the invention;
- (9) FIG. **8** is a schematic top view of an electronic package with metal ring and rotated semiconductor die showing that some chips are disposed within the triangular regions between the metal ring and the chip package according to another embodiment of the invention; and (10) FIG. **9** is a schematic top view of an electronic package with extended metal ring for warpage control according to another embodiment of the invention.

#### **DETAILED DESCRIPTION**

- (11) In the following detailed description of embodiments of the invention, reference is made to the accompanying drawings, which form a part hereof, and in which is shown by way of illustration specific preferred embodiments in which the disclosure may be practiced.
- (12) These embodiments are described in sufficient detail to enable those skilled in the art to practice them, and it is to be understood that other embodiments may be utilized and that

mechanical, structural, and procedural changes may be made without departing from the spirit and scope of the present disclosure. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of embodiments of the present invention is defined only by the appended claims.

- (13) It will be understood that, although the terms first, second, third, primary, secondary, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first or primary element, component, region, layer or section discussed below could be termed a second or secondary element, component, region, layer or section without departing from the teachings of the present inventive concept.
- (14) Spatially relative terms, such as "beneath", "below", "lower", "under", "above," "upper," "over" and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as "below" or "beneath" or "under" other elements or features would then be oriented "above" or "over" the other elements or features. Thus, the exemplary terms "below" and "under" can encompass both an orientation of above and below. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly. In addition, it will also be understood that when a layer is referred to as being "between" two layers, it can be the only layer between the two layers, or one or more intervening layers may also be present.
- (15) The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the inventive concept. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items, and may be abbreviated as "/".
- (16) It will be understood that when an element or layer is referred to as being "on", "connected to", "coupled to", or "adjacent to" another element or layer, it can be directly on, connected, coupled, or adjacent to the other element or layer, or intervening elements or layers may be present. In contrast, when an element is referred to as being "directly on," "directly connected to", "directly coupled to", or "immediately adjacent to" another element or layer, there are no intervening elements or layers present.
- (17) A Serializer/Deserializer (SerDes) is a pair of functional blocks commonly used in high-speed communications to compensate for limited input/output. These blocks convert data between serial data and parallel interfaces in each direction. The term "SerDes" generically refers to interfaces used in various technologies and applications. The primary use of a SerDes is to provide data transmission over a single line or a differential pair in order to minimize the number of I/O pins and interconnects. SerDes data transmission implementations can be used in a wide range of communication systems and devices, such as mobile devices, desktop computers and servers, computer networks, and telecommunication networks.
- (18) The disclosed electronic package, which is configured to operate at Gigabit-per-second (Gbps) data rates, is capable of reducing signal skew and thus improving electrical performance of the chip package, which is suited for high-data rate communication applications including, but not limited to, hyper scale data centers, ultra-high performance networking switches, routers or compute

- applications as well as 4G and 5G service provider (backhaul) infrastructure, AI/Deep-learning applications, and novel computing applications.
- (19) Please refer to FIG. **1** to FIG. **3**. FIG. **1** is a perspective top view of an electronic package according to one embodiment of the invention. FIG. **2** is a schematic, cross-sectional diagram taken alone line I-I' in FIG. **1**. FIG. **3** is a perspective view of the electronic package according to one embodiment of the invention.
- (20) As shown in FIG. **1** to FIG. **3**, in accordance with one embodiment, an electronic package **1** comprises a chip package **10** that is mounted on a top surface **201** of a package substrate **20** in a flip-chip manner and may be bonded to the top surface **201** with bumps **30**. The chip package **10** and the package substrate **20** may both have a rectangular shape when viewed from the above. For example, the chip package **10** and the package substrate **20** may both have a square shape having four sides of equal length. The chip package **10** has four sides **10***a*~**10***d*. The package substrate **20** has four vertices A~D and four sides **20***a*~**20***d* between the four vertices A~D, respectively. (21) As shown in FIG. **1**, the top surface **201** of the package substrate **20** may be partitioned into four 90-degree quadrants Q.sub.1~Q.sub.4 by two orthogonal axes (reference X and Y axes) in a two-dimensional plane (parallel to the top surface **201**). The quadrants Q.sub.1 and Q.sub.3 are diagonally opposite each other. The quadrants Q.sub.2 and Q.sub.4 are diagonally opposite each other Through FIG. **1** to FIG. **3**, a reference Z axis that is orthogonal to the top surface **201** or X-Y plane is shown.
- (22) According to one embodiment, the package substrate **20** may be an organic substrate comprising laminated organic material or a core **200**, such as epoxy or the like. As shown in FIG. **2**, a plurality of solder balls **230** may be disposed on a bottom surface **202** of the package substrate **20**. The chip package **10** is mounted on the top surface **201** of a package substrate **20** through a plurality of solder joints or bumps **30**. An underfill **40** may be dispensed to fill a gap (or standoff) between the chip package **10** and the package substrate **20**. The package substrate **20** may comprise multiple layers of traces, for example, traces **211** and **221**.
- (23) In FIG. **2**, the trace **211** is intended to be disposed in the topmost layer of the multiple layers of traces of the package substrate **20**. Typically, the traces **211** may be covered with a protection layer **280** such as a solder mask or the like, but is not limited thereto. The bump **30** is joined to and aligned with a corresponding bump pad **210** situated, for example, at one distal end of the trace **211**. The trace **211** extends toward the corner at the vertex A or toward the two adjacent sides **20***a* and **20***b* around the corner.
- (24) The traces **211** for electrically connecting the corresponding bump pads **210** are generally disposed within the exemplary revealed quadrant Q.sub.2. The trace **211** is electrically coupled to a connection pad **212**. A plated through hole (PTH) **213** may be provided to electrically connect the connection pad **212** to a solder ball pad **214** at the bottom surface **202** of the package substrate **20**. A solder ball **230** is planted on the solder ball pad **214** for further connection with a system board or a printed circuit board (PCB).
- (25) For the sake of simplicity, only the traces and ball arrangement within the quadrant Q.sub.2 is revealed in perspective view as shown in FIG. 1. The solder balls 230 are not expressly shown in FIG. 1. However, it is understood that since the connection pads 212 is aligned with the solder ball pads 214 and therefore the solder balls 230, the position of each connection pad 212 in FIG. 1 generally represents the position of each solder ball 230. It is understood that the configuration as indicated in quadrant Q.sub.2 may be employed in the other quadrants Q.sub.1, Q.sub.3 and Q.sub.4 in other embodiments.
- (26) As shown in FIG. **1** and FIG. **3**, the chip package **10** and the package substrate **20** may have the same center point CP and therefore have a concentric configuration with the chip package that is angular offset relative to the package substrate **20**. According to one embodiment, for example, the chip package **10** is rotated relative to the package substrate **20** above the Z axis through a rotation offset angle  $\theta$  of about 45 degrees, wherein the rotation offset angle  $\theta$  is the included angle

- between the reference Y axis and the direction of the side  $\mathbf{10}b$  or  $\mathbf{10}d$  of the chip package  $\mathbf{10}$ . According to one embodiment, none of the four sides  $\mathbf{10}a^{\sim}\mathbf{10}d$  of the chip package  $\mathbf{10}$  is parallel with any of the four sides  $\mathbf{20}a^{\sim}\mathbf{20}d$  of the package substrate  $\mathbf{20}$ .
- (27) It is intended to rotate the chip package **10** such that its one side **10***a* directly faces one corner at vertex A of the package substrate **20**. The two sides **20***a* and **20***b* of the package substrate **20** are joined at the vertex A. The two sides **20***a* and **20***b* define boundaries of the 90-degree quadrant Q.sub.2.
- (28) According to one embodiment, the chip package **10** comprises a first high-speed interface circuit die **11**, which may be operated at high-speed data transmission rate of at least 1000 Mbps at frequency higher than 500 MHz. As shown in FIG. **2**, the first high-speed interface circuit die **11** may be encapsulated within a molding compound **50**. According to one embodiment, the first high-speed interface circuit die **11** comprises a first Serializer/Deserializer (SerDes) circuit block **110** that is located in close proximity to the side **10***a* that directly faces one corner at vertex A of the package substrate **20**.
- (29) According to one embodiment, as shown in FIG. **1**, the first high-speed interface circuit die **11** comprises a first edge **11***a* directly facing the corner at the vertex A of the package substrate **20**, a second edge **11***b* that is perpendicular to the first edge **11***a* and is joined to the first edge **11***a*, and a third edge **11***c* that is perpendicular to the first edge **11***a* and is joined to the first edge **11***a*. According to one embodiment, the first edge **11***a* is in parallel with the side **10***a* of the chip package **10**, the second edge **11***b* is in parallel with the side **10***d* of the chip package **10**, and the third edge **11***c* is parallel with the side **10***b* of the chip package **10**. The second edge **11***b* and the third edge **11***c* are in parallel with a diagonal line DL extending between the vertex A and the vertex C.
- (30) According to one embodiment, as shown in FIG. **1**, a first row of input/output (I/O) pads **111***a* is disposed along the first edge **11***a*, a second row of I/O pads **111***b* is disposed along the second edge **11***b*, and a third row of I/O pads **111***c* is disposed along the third edge **11***c*. It is understood that these I/O pads **111** are disposed at a bottom of the first high-speed interface circuit die **11**. (31) According to one embodiment, a redistribution layer (RDL) structure **100** may be provided between the first high-speed interface circuit die **11** and the top surface **201** of the package substrate **20** to fan-out the I/O pads **111**. The RDL structure **100**, which is known in the art, may be composed of dielectric layers and interconnect structures in the dielectric layers for electrically connecting the I/O pads of the high-speed interface circuit die **11** to the corresponding bump pads **101** on which the bump **30** is formed. According to one embodiment, the chip package **10** may be a fan-out wafer level package (FOWLP).
- (32) According to one embodiment, the first SerDes circuit block **110** of the first high-speed interface circuit die **11**, the edges **11***a*~**11***c*, the rows of I/O pads **111***a*~**111***c* are generally disposed within the exemplary quadrant Q.sub.2. It is understood that the chip package **10** is flipped with its active surface mounted on the top surface **201** of the package substrate **20** in a flip-chip manner. As shown in FIG. **1**, according to one embodiment, a first group of solder balls P.sub.1 (solder balls are not explicitly shown in FIG. **1**, but aligned with the connection pads **212***a*) is arranged along two sides **20***a* and **20***b* joined at the vertex A of the package substrate **20**. The first row of I/O pads **111***a* disposed at the first edge **11***a* of the high-speed interface circuit die **11** is electrically connected to the first group of solder balls P.sub.1 through the traces **211***a*, respectively, within the quadrant Q.sub.2 on the top surface **201** of the package substrate **20**.
- (33) According to one embodiment, a second group of solder balls P.sub.2 (solder balls are not explicitly shown in FIG. **1**, but aligned with the connection pads **212***b*) is arranged along the side **20***a* adjacent to the corner at the vertex A. The second row of I/O pads **111***b* is electrically connected to the second group of solder balls P.sub.2 through traces **211***b*, respectively, within the quadrant Q.sub.2 on the top surface **201** of the package substrate **20**.
- (34) According to one embodiment, a third group of solder balls P.sub.3 (solder balls are not

- explicitly shown in FIG. **1**, but aligned with the connection pads **212***c*) is arranged along the side **20***b* adjacent to the corner at the vertex A. The third row of I/O pads **111***c* is electrically connected to the third group of solder balls P.sub.3 through traces **211***c*, respectively, within the quadrant Q.sub.2 on the top surface **201** of the package substrate **20**.
- (35) According to one embodiment, as shown in FIG. **2**, the chip package **10** may further comprises a second high-speed interface circuit die **12** in proximity to the first high-speed interface circuit die **11**. The second high-speed interface circuit die **12** may comprise a SerDes circuit block **120** and may have similar trace and ball arrangement in the quadrant Q.sub.4 of the top surface **201** of the package substrate **20**. The first high-speed interface circuit die **11** may be electrically connected to the second high-speed interface circuit die **12** through the RDL structure **100**. For example, the I/O pad **111***d* of the first high-speed interface circuit die **11** is electrically connected to the I/O pad **121***d* of the second high-speed interface circuit die **12** through the interconnect line **103** in the RDL structure **100**.
- (36) It is advantageous to use the present disclosure because by providing the rotated chip package configuration, the corresponding traces and ball arrangement on the package substrate are concentrated within one of the four quadrants Q.sub.1~Q.sub.4, resulting in a 14.3% reduction of the maximum signal length (e.g., from about 35 mm to about 30 mm for 60×60 mm~90×90 mm package substrate), and a significant reduction of trace length difference (max. length minus min. length) from 20 mm to 13 mm. Therefore, the skew is mitigated and the signal delay as well as the electrical performance of SerDes circuit of the electronic package can be significantly improved (e.g., with improvement by 18% or about –0.5 dB).
- (37) It is noteworthy that although a rotation offset angle  $\theta$  of approximately 45 degrees is used in the illustrative embodiment(s), the rotated die design in the electronic package **1** is not limited to this angle in other embodiments. For example, the rotation offset angle  $\theta$  may range between 30 and 75 degrees in some embodiments.
- (38) FIG. **4** and FIG. **5** show an electronic package with metal ring and rotated semiconductor die on the package substrate, wherein like layers, elements, or regions are designated by like numeral numbers and labels. As shown in FIG. **4** and FIG. **5**, the electronic package **1***a* according to one embodiment may comprise a metal ring (or metal frame) **60** that is adhered to the top surface **201** of the package substrate **20** with an adhesive layer **610**. According to some embodiments, the metal ring **60** may be a copper ring, but is not limited thereto. According to some embodiments, the package substrate **20** has a rectangular shape and has four corners.
- (39) As previously described, the chip package 10 comprises a first high-speed interface circuit die 11 mounted on the top surface 201 of the package substrate 20, and a second high-speed interface circuit die 12 disposed in proximity to the first high-speed interface circuit die 11. The chip package 10, the first high-speed interface circuit die 11, and the second high-speed interface circuit die 12 are rotated relative to the package substrate 20 above a vertical axis (Z axis in FIG. 5) that is orthogonal to the top surface 201 through a rotation offset angle 0.
- (40) As indicated by dotted line in FIG. **4**, the rotated chip package **10** on the package substrate **20** can provide some space in the triangular regions T at each of the four corners of the electronic package **1***a* for the improvements on warpage control or electrical performance.
- (41) It is to be understood that the metal ring **60** may be replaced with a metal lid **60***a* that covers the top surface of the chip package **10** in some embodiments, as shown in FIG. **6**. In FIG. **6**, the molding compound **50** of the electronic package **1***b* may be polished until the top surfaces of the first high-speed interface circuit die **11** and the second high-speed interface circuit die **12** are exposed. The metal lid **60***a* may be in thermal contact with the exposed top surfaces of the first high-speed interface circuit die **11** and the second high-speed interface circuit die **12**.
- (42) According to some embodiments, as shown in FIG. **7**, the triangular regions T between the metal ring **60** and the chip package **10** may be used to accommodate more decoupling capacitors **70** in the triangular regions T at each of the four corners. Therefore, the electronic package **1***c*

comprises more decoupling capacitors at the corners of the package, thereby improving the electrical performance such as the performance of the power distribution network (PDN).

- (43) According to some embodiments, at least one decoupling capacitor **70** may be disposed at the corner of the package substrate **1**c wherein the decoupling capacitor **70** is rotated relative to the package substrate **20** above a vertical axis (Z axis in FIG. **5**) that is orthogonal to the top surface **201** through a rotation offset angle  $\theta$ .
- (44) According to some embodiments, as shown in FIG. **8**, the triangular regions T between the metal ring **60** and the chip package **10** may be used to accommodate more chips **80** or chips with a larger size. The chips **80** disposed within the triangular regions T may be rotated or non-rotated. By providing such configuration in the electronic package **1***d*, the multi-chip modules could be larger and more symmetric, resulting in better package warpage control and improved electrical performance. The modules could be molding-type (with or without function) packages to balance the coefficient of thermal expansion (CTE) mismatch and improve the package warpage. (45) According to some embodiments, as shown in FIG. **9**, the metal ring **90** may comprise an extension portion **90***a* within the triangular regions T between the metal ring **60** and the chip package **10** as indicated by dotted line in FIG. **4**. The package warpage control is improved because of the wider ring foot standing at the four corners of the electronic package **1***f*. (46) Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended

### **Claims**

claims.

- 1. An electronic package, comprising: a base of a rectangular shape; a chip package comprising a first interface circuit die and a second interface circuit die in proximity to the first interface circuit die, wherein the first interface circuit die and second interface circuit die are mounted on a redistribution layer (RDL) structure and encapsulated within a same molding compound, wherein the chip package is mounted on a top surface of the base and rotated relative to the base above a vertical axis that is orthogonal to the top surface through a rotation offset angle; and a metal ring mounted on the top surface of the base, wherein the metal ring comprises an extension portion completely covering a triangular region between the metal ring and a side of the rotated chip package for warpage control, wherein the extension portion does not overlap with the first interface circuit die or the second interface circuit die.
- 2. The electronic package according to claim 1, wherein the rotation offset angle is between 30 and 75 degrees.
- 3. The electronic package according to claim 1, wherein the rotation offset angle is about 45 degrees.
- 4. The electronic package according to claim 1, wherein the top surface of the base is partitioned into four quadrants by two orthogonal axes in a two-dimensional plane.
- 5. The electronic package according to claim 4, wherein the first interface circuit die comprises a first edge directly facing a vertex of the base, wherein a first row of input/output (I/O) pads is disposed along the first edge.
- 6. The electronic package according to claim 5, wherein the first interface circuit die comprises a second edge that is perpendicular to the first edge, wherein a second row of input/output (I/O) pads is disposed along the second edge.
- 7. The electronic package according to claim 6, wherein a first group of solder balls is arranged along two sides joined at said vertex of the base, and wherein said first row of I/O pads is electrically connected to the first group of solder balls through a plurality first traces, respectively, within one of the four quadrants on the top surface of the base.

- 8. The electronic package according to claim 7, wherein a second group of solder balls is arranged along one of said two sides joined at said vertex of the base, and wherein said second row of I/O pads is electrically connected to the second group of solder balls through a plurality second traces, respectively, within said one of the four quadrants on the top surface of the base.
- 9. The electronic package according to claim 1, wherein the first interface circuit die comprises a first Serializer/Deserializer (SerDes) circuit block.
- 10. The electronic package according to claim 1, wherein the second interface circuit die comprises a second Serializer/Deserializer (SerDes) circuit block.
- 11. The electronic package according to claim 1 further comprising: a plurality of capacitors disposed within a triangular region between the metal ring and a side of the rotated chip package.
- 12. The electronic package according to claim 1 further comprising: a plurality of chips disposed within a triangular region between the metal ring and a side of the rotated chip package.
- 13. The electronic package according to claim 12, wherein the plurality of chips is rotated or non-rotated.
- 14. An electronic package, comprising: a base, wherein a top surface of the base is partitioned into four quadrants by two orthogonal axes in a two-dimensional plane; a chip package comprising a first interface circuit die and a second interface circuit die in proximity to the first interface circuit die, wherein the first interface circuit die and second interface circuit die are mounted on a redistribution layer (RDL) structure and encapsulated within a same molding compound, wherein the chip package is mounted on the top surface of the base and rotated relative to the base above a vertical axis that is orthogonal to the top surface through a rotation offset angle, wherein the first interface circuit die comprises a first edge directly facing a vertex of the base and a second edge that is perpendicular to the first edge, wherein a first row of input/output (I/O) pads is disposed along the first edge and a second row of input/output (I/O) pads is disposed along the second edge; a first group of solder balls arranged along two sides joined at the vertex of the base, and wherein the first row of I/O pads is electrically connected to the first group of solder balls through a plurality first traces, respectively, within one of the four quadrants on the top surface of the base, wherein the plurality first traces extends in an orthogonal direction; a second group of solder balls arranged along one of the two sides joined at the vertex of the base, and wherein the second row of I/O pads is electrically connected to the second group of solder balls through a plurality second traces, respectively, within the one of the four quadrants on the top surface of the base; and a metal ring mounted on the top surface of the base.
- 15. The electronic package according to claim 14, wherein the rotation offset angle is between 30 and 75 degrees.
- 16. The electronic package according to claim 14, wherein the rotation offset angle is about 45 degrees.