A Deep Convolutional Neural Network Based on Nested Residue Number System

Hiroki Nakahara¹ Tsutomu Sasao²

¹Ehime University, Japan ²Meiji University, Japan

Outline


- Background
- Deep convolutional neural network (DCNN)
- Residue number system (RNS)
- DCNN using nested RNS (NRNS)
- Experimental results
- Conclusion

Background

- Deep Neural Network
 - Multi-layer neuron model
 - Used for embedded vision system
- FPGA realization is suitable for real-time systems
 - faster than the CPU
 - Lower power consumption than the GPU
 - Fixed point representation is sufficient
- High-performance per area is desired


Deep Convolutional Neural Network (DCNN)

Artificial Neuron




Deep Convolutional Neural Network (DCNN) for ImageNet

• 2D convolutional layer, pooling layer, and fully connection layer



2D Convolutional Layer

- Consumes more than 90% of the computation time
 - Multiply-accumulation (MAC) operation is performed



$$z_{ij} = y_{ij} + \sum_{m=0}^{K-1} \sum_{n=0}^{K-1} x_{i+m,j+n} w_{mn}$$

xii: Input signal

y_{ii}: Bias


w_{mn}: Weight

K: Kernel size

z_{ii}: Output signal

Realization of 2D Convolutional Layer

- Requires more than billion MACs!
- Our realization
 - Time multiplexing
 - Nested Residue Number System (NRNS)



Residue Number System (RNS)

Residue Number System (RNS)

- Defined by a set of L mutually prime integer constants $\langle m_1, m_2, ..., m_L \rangle$
 - ✓ No pair modulus have a common factor with any other
 - ✓ Typically, prime number is used as moduli set
- An arbitrary integer X can be uniquely represented by a tuple of L integers (X_1, X_2, \dots, X_L) , where $X_i \equiv X \pmod{m_i}$
- Dynamic range

$$M = \prod_{i=1}^{L} m_i$$


Multiplication on RNS

- Moduli set $\langle 3.4.5 \rangle$, X=8, Y=2
- $=Z=X\times Y=16=(1.0.1)$
- X = (2,0,3), Y = (2,2,2)**Binary2RNS Conversion**

Parallel Multiplication

 $Z = (4 \mod 3, 0 \mod 4, 6 \mod 5)$

= (1.0.1) = 16 \Leftarrow RNS2Binary Conversion



Binary2RNS Converter


X	mod 2	mod 3	mod4
0	0	0	0
1	1	1	1
2	0	2	2
3	1	0	3
4	0	1	0
5	1	2	1
		•	



Functional Decomposition


Bound variables

$$X_1 = (x_1, x_2)$$



 $h(X_1)$ O 1 O 1 Column multiplicity=2

$$2^4x1=16$$
 [bit]



$$2^2x1+2^3x1=12$$
 [bit]

Decomposition Chart for X mod 3

Bound variables

$$X_2 = (x_3, x_4, x_5)$$


000 001 010 011 100 101 110 111

$X_1=(x_1,x_2)$	00	0	1	2	0	1	2	0	1
ζ1, .	01	1	2	0	1	2	0	1	2
	10	2	0	1	2	0	1	2	0
X_{1}	11	0	1	2	0	1	2	0	1

Free variables


```
0 \mod 3 = 0
 1 \mod 3 = 1
 2 \mod 3 = 2
 3 \mod 3 = 0
 4 \mod 3 = 1
 5 \mod 3 = 2
 6 \mod 3 = 0
 7 \mod 3 = 1
 8 \mod 3 = 2
 9 \mod 3 = 0
10 \mod 3 = 1
```

Decomposition Chart for X mod 3




```
0 \mod 3 = 0
 1 \mod 3 = 1
 2 \mod 3 = 2
 3 \mod 3 = 0
 4 \mod 3 = 1
 5 \mod 3 = 2
 6 \mod 3 = 0
 7 \mod 3 = 1
 8 \mod 3 = 2
 9 \mod 3 = 0
10 \mod 3 = 1
                15
```

Binary2RNS Converter




RNS2Binary Converter (m=30)



Problem

- Moduli set of RNS consists of mutually prime numbers
 - sizes of circuits are all different
- Example: <7,11,13>




DCNN using Nested RNS

Nested RNS


• $(Z_1, Z_2, \dots, Z_i, \dots, Z_L) \rightarrow (Z_1, Z_2, \dots, (Z_{i1}, Z_{i2}, \dots, Z_{ij}), \dots, Z_L)$ • Ex: $\langle 7, \underline{11}, \underline{13} \rangle \times \langle 7, 11, 13 \rangle$ Original modulus $\langle 7, \langle 5, 6, 7 \rangle_{11}, \langle 5, 6, 7 \rangle_{13} \rangle$

- 1. Reuse the same moduli set
- 2. Decompose a large modulo into smaller ones

Example of Nested RNS




Realization of Nested RNS



Moduli Set for NRNS

- Conventional RNS (uses 23 moduli)
 - <3,4,5,7,11,13,17,19,23,29,31,37,41,43,47,53,59,61,67,71,73,79,83>
- Applied the NRNS to moduli that are greater than 15 <3.4.5.7.11.13.
 - <3,4,5,7,11,13>₁₇,
 - <3,4,5,7,11,13>₁₉,
 - $<3,4,5,7,11,13,<3,4,5,7,11,13>_{17}>_{23}$
 - $<3,4,5,7,11,13,<3,4,5,7,11,13>_{17}>_{29}$
 - \cdots , <3,4,5,7,11,13,<3,4,5,7,11,13>₁₇>₈₃>

DCNN Architecture using the NRNS



Experimental Results

Implementation Setup

- FPGA board: Xilinx VC707
 - FPGA: Virtex7 VC485T
 - 1GB DDR3SODIMM(Bus@800MHz, 64 bit width)
- Realized the pre-trained ImageNet by Convnet2
 - 48-bit fixed precision
- Synthesis tool: Xilinx Vivado2014.1
 - Timing constrain: 400MHz

Comparison with Other Implementations

	Precision	Max. Freq. [MHz]	FPGA	Performance [GOPS]	Performance per area [GOPS/ Slice x 10 ⁻⁴]
ASAP2009	16bit fixed	115	Viretex5 LX330T	6.7	1.3
PACT2010	fixed	125	Viretex5 SX240T	7.0	1.9
FPL2009	48bit fixed	125	Spartax3A DSP3400	5.3	2.2
ISCA2010	48bit fixed	200	Virtex5 SX240T	16.0	4.3
ICCD2013	fixed	150	Virtex6 LVX240T	17.0	4.5
FPGA2015	32bit float	100	Virtex7 VX485T	61.6	8.1
Proposed	48bit fixed	400	Virtex7 VX485T	132.2	25.2

Conclusion

- Realized the DCNN on the FPGA
 - Time multiplexing
 - Nested RNS
 - MAC operation is realized by small LUTs
 - Functional decomposition are used as follows:
 - Bin2NRNS converter is realized by BRAMs
 - NRNS2Bin converter is realized by DSP blocks and BRAMs
- Performance per area (GOPS/Slice)
 - 5.86 times higher than ISCA10's