



Digital Logic 2025 Fall Project Architecture Report

Authors:

- Yanqiao Chen(12412115)
- Yan Jiang(12410337)
- Dongsheng Hou(12410421)

The INPUT and OUTPUT


The input port and output port is listed as follows:

INPUT:

- The clock: 1 bit width
- Reset button: 1 bit width
- DIP switch: 3 bits width, SW2 as MSB, SW0 as LSB, used for choosing different modes
- Confirm button: 1 bit width, used for confirm main mode selection
- Go back button: 1 bit width, used for go back to main menu
- UART Receiver: 1 bit width, used for receiving data from PC

OUTPUT:

- UART Transmitter: 1 bit width, used for transmitting data to PC
- 7-Seg LED: 7 bits width, used for displaying information like mode, operation type, error code, counting time...
- LED: 4 bits width, LD3 as MSB, LD0 as LSB, used for indicating working, error type and so on.
- 7-Seg LED selection: 2 bits width, used for selecting 7-Seg LED






Architecture

The Architecture of this project is purposed as follow:

A Global View:

- The Top Module
- The Memory Controller
- Processing Modes
- Display Controller
- UART Module
- Tool Kit





The Top Module

The top module includes

Name	Input	Output	Usage
Matrix Calc Top	clk, rst_n, dip_sw[2:0], btn_confirm, btn_back, uart_rx	uart_tx, seg_display[6:0], led_status[3:0], seg_select[1:0]	Top module

The Memory Controller

Name	Input	Output	Usage
Memory Pool	clk, rst_n, a_n, a_we, a_addr[ADDR_WIDTH-1:0], a_din[DATA-1:0], b_en, b_addr[ADDR_WIDTH-1:0]	a_dout[ADDR_WIDTH-1:0], b_dout[DATA_WIDTH-1:0]	Storing Data
Matrix Manager	clk, rst_n, alloc_req, alloc_m[3:0], alloc_n[3:0], commit_req, commit_slot[3:0], commit_m[3:0], commit_n[3:0], commit_addr[11:0], query_clot[3:0]	alloc_slot[3:0], alloc_addr[11:0], alloc_valid, query_m[3:0], query_n[3:0], query_addr[11:0], query_element_count[7:0], total_matrix_count[7:0]	Managing Matrices

Process Modes

Name	Input	Output	Usage
Compute Mode	clk (1 bit), rst_n (1 bit), mode_active (1 bit), config_max_dim [3:0], dip_sw [2:0], btn_confirm (1 bit), rx_data [7:0], rx_done (1 bit), tx_busy (1 bit), total_matrix_count [7:0], query_valid (1 bit), query_m [3:0], query_n [3:0], query_addr [11:0], query_element_count [7:0], mem_rd_data [15:0]	clear_rx_buffer (1 bit), tx_data [7:0], tx_start (1 bit), selected_op_type [3:0], query_slot [3:0], mem_rd_en (1 bit), mem_rd_addr [11:0], error_code [3:0], sub_state [3:0]	Performs matrix computations like addition, multiplication
Generate Mode	clk (1 bit), rst_n (1 bit), mode_active (1 bit), config_max_dim [3:0],	clear_rx_buffer (1 bit), tx_data [7:0], tx_start (1 bit), alloc_req (1 bit), commit_req (1 bit),	Generates matrices with random or

Name	Input	Output	Usage
	config_max_value [3:0], random_value [3:0], rx_data [7:0], rx_done (1 bit), tx_busy (1 bit), alloc_slot [3:0], alloc_addr [11:0], alloc_valid (1 bit)	commit_slot [3:0], commit_m [3:0], commit_n [3:0], commit_addr [11:0], mem_wr_en (1 bit), mem_wr_addr [11:0], mem_wr_data [15:0], error_code [3:0], sub_state [3:0]	predefined values
Input Mode	clk (1 bit), rst_n (1 bit), mode_active (1 bit), config_max_dim [3:0], config_max_value [3:0], rx_data [7:0], rx_done (1 bit), tx_busy (1 bit), alloc_slot [3:0], alloc_addr [11:0], alloc_valid (1 bit), mem_rd_data [15:0]	clear_rx_buffer (1 bit), tx_data [7:0], tx_start (1 bit), alloc_req (1 bit), alloc_m [3:0], alloc_n [3:0], commit_req (1 bit), commit_slot [3:0], commit_m [3:0], commit_n [3:0], commit_addr [11:0], mem_wr_en (1 bit), mem_wr_addr [11:0], mem_wr_data [15:0], mem_rd_en (1 bit), mem_rd_addr [11:0], error_code [3:0], sub_state [3:0]	Receives matrix data from UART and manages memory allocation
Setting Mode	clk (1 bit), rst_n (1 bit), mode_active (1 bit), rx_data [7:0], rx_done (1 bit), tx_busy (1 bit)	clear_rx_buffer (1 bit), tx_data [7:0], tx_start (1 bit), config_max_dim [3:0], config_max_value [3:0], config_matrices_per_size [3:0], error_code [3:0], sub_state [3:0]	Configures operational settings

Display Controller

Name	Input	Output	Usage
Display Control	clk (1 bit), rst_n (1 bit), matrix_data [7:0], mode [2:0]	seg_display [6:0], seg_select [1:0], led_status [3:0]	Manages display of matrix data and status indicators

UART Module

Name	Input	Output	Usage
UART Receiver	clk (1 bit), rst_n (1 bit), uart_rx (1 bit)	received_data [7:0]	Receives data from PC
UART Transmitter	clk (1 bit), rst_n (1 bit), data_to_send [7:0]	uart_tx (1 bit)	Sends data to PC
UART Module	clk (1 bit), rst_n (1 bit), uart_rx (1 bit), data_to_send [7:0]	uart_tx (1 bit), received_data [7:0]	Combines UART Receiver and Transmitter functionalities

Tool kit


Name	Input	Output	Usage
matrix package	NO	NO	Some Macros settings, like clock frequency
LSFR Random number generator	clk, rst_n, max_value[3:0]	random_value[3:0]	For generating psuedorandom number, by using polynomial

The FSM

Some main states of this project:

- IDLE, MODE_INPUT, MODE_COMPUTE, MODE_GENERATE, MODE_SETTING, MODE_DISPLAY
- Input Mode: IDLE, PARSE_M, PARSE_N, CHECK_DIM, WAIT_ALLOC, PARSE_DATA, FILL_ZEROS, COMMIT, DISPLAY_MATRIX, DONE, ERROR
- Display Mode: IDLE, SHOW_COUNT, WAIT_SELECT, READ_DATA, CONVERT_DATA, SEND_DIGITS, DONE
- Generate Mode: IDLE, WAIT_M, WAIT_N, ALLOC, GEN_DATA, COMMIT, DONE
- Compute Mode: IDLE, SELECT_OP, SELECT_MATRIX, EXECUTE, SEND_RESULT, DONE


Top




INPUT



DISPLAY



GENERATE



COMPUTE

