
一、 Design Compiler

- 1. RTL 波型與解釋
 - i. Nonpipe



ii. Pipe



iii. Pipe using clock gating




可以看到當 en (即 c)為 0 時,gclk 即關掉 2-stage pipeline register,使 mul[15:0](作 wire 用),及上述提到的 reg out 維持不變。

2. Gate-level 波型與解釋

i. Nonpipe




ii. Pipe



與 Gate-level 類似,不多解釋。

iii. Pipe using clock gating



看到 gclk 有個問題,導致 d[15:0]沒有值能接,不知道是不是 glitch?

3. 比較數據表格


	Area (um²)			Delay	Latency	Power (W)		
	Cl	Sl	Total	(ns)	(ns)	dynamic	leakage	total
Non-pipelined (DC)	635.94	0	635.94	2.03		5.062(<u>uW</u>)	7.545(<u>uW</u>)	1.2606e-02 (<u>mW</u>)
Non-pipelined (PrimeTime)						Int: 3.29e-06 Swi: 1.91e-06	7.54e-06	1.27e-05
Pipelined (DC)	326.13	145.15	471.29	1.43		3.698(<u>uW</u>)	5.422(<u>uW</u>)	9.1195e-03 (<u>mW</u>)
Pipelined (PtimeTime)						Int: 2.96e-06 Swi: 4.04e-07	5.44e-06	8.80e-06
Clock-gated (DC)	330.9	145.15	476.05	1.43		3.262(<u>uW</u>)	5.476(<u>uW</u>)	8.7375e-03 (<u>mW</u>)
Clock-gated (PrimeTime)						Int: 2.69e-06 Swi: 4.85e-07	1 5 44e-06	8.67e-06

4. 二階不同 pipeline 內的 timing 資訊

POINT			THCI.	ratii	
clock clk (rise edge)			0.00	0.00	
clock network delay (ideal)			0.00	0.00	
p1/reg_c1_reg_2_/CK (DFFRPQ_X2M_A9TR)		0.00	0.00 r	
p1/reg_c1_reg_2_/Q (DFFRPQ_X2M_A9TR)			0.11	0.11 r	
p1/reg_c1[2] (pipe1)			0.00	0.11 r	
p2/regc[2] (pipe2)	0.00	0.11 r			
p2/mult 36/a[2] (pipe2 DW mult uns 0)	0.00	0.11 r		lelay: 0.11	
52/mult 36/U152/Y (INV X1M A9TR)	0.03	0.14 f	另 咱 [uelay · U.11	
o2/mult_36/U175/Y (NOR2_X0P5A_A9TR)	0.10	0.24 r		lalay : 1 22	
o2/mult_36/U53/S (ADDF_X1M_A9TR)	0.15	0.39 f		lelay:1.32	
o2/mult_36/U52/S (ADDF_X1M_A9TR)	0.11	0.50 r			
o2/mult_36/U12/CO (ADDF_X1M_A9TR)	0.09	0.59 r			
o2/mult_36/U11/CO (ADDF_X1M_A9TR)	0.08	0.68 r			
o2/mult_36/U10/CO (ADDF_X1M_A9TR)	0.08	0.76 r			
o2/mult_36/U9/CO (ADDF_X1M_A9TR)	0.08	0.84 r			
o2/mult_36/U8/CO (ADDF_X1M_A9TR)	0.08	0.92 r			
o2/mult_36/U7/CO (ADDF_X1M_A9TR)	0.08	1.01 r			
o2/mult_36/U6/CO (ADDF_X1M_A9TR)	0.08	1.09 r			
p2/mult_36/U5/CO (ADDF_X1M_A9TR)	0.08	1.17 r			
o2/mult_36/U4/CO (ADDF_X1M_A9TR)	0.08	1.25 r			
o2/mult_36/U3/CO (ADDF_X1M_A9TR)	0.08	1.34 r			
p2/mult_36/U2/S (ADDF_X1M_A9TR)	0.09	1.43 r			
o2/mult_36/product[14] (pipe2_DW_mult_uns_0)	0.00	1.43 r			
p2/reg_out_reg_14_/D (DFFRPQ_X2M_A9TR)	0.00	1.43 r			




ii. pipe & pipe using clock gating




二、 Xilinx Vivado

1. Behavior 波型與解釋



2. Post-implement 波型與解釋



3. Summary-Overview

(next page)

