



This circuit is a divide-by-two. Input 1 MHz from  
clk & outputs 500 kHz



pg 54 Engineers Notebook



A high to Low clock pulse sets this flip-flop

D003 used in experiment

D003 (D023) used in robot

Note: A low pulse from the address decoder clears the flip-flop so it does not call for a interrupt.

Note: Disconnected 74LS73 from  $\overline{IRQ}$  & reconnected through capacitor as shown.