{"payload":{"header_redesign_enabled":false,"results":[{"id":"296577335","archived":false,"color":"#b2b7f8","followers":17,"has_funding_file":false,"hl_name":"SubZer0811/VLSI","hl_trunc_description":"All the projects and assignments done as part of VLSI course.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":296577335,"name":"VLSI","owner_id":58782335,"owner_login":"SubZer0811","updated_at":"2020-09-23T20:59:35.128Z","has_issues":true}},"sponsorable":false,"topics":["magic","verilog","vlsi","wallace-tree-multiplier","cmos","vlsi-circuits","recursive-doubling-cla","ripple-carry-adder","universal-shift-register"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":61,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASubZer0811%252FVLSI%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/SubZer0811/VLSI/star":{"post":"RC46OhUi2McsKPehegdLtP0RESOGIm8vgLg0syX1sOUvGHBRMRUWvbE-9ObX69kOzB4F_4M9uBUiftcrf0CL0Q"},"/SubZer0811/VLSI/unstar":{"post":"XDlaKkASWe0vDaL36_XGlkXiDkj8omEFUGdPKzQIwTCeCoAapZXLQCt3pMx9x34jWzNZj5TqW4jr0E403Vxihw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"f7ijzPRXajWKmjNJeaLCRvmgFBm2k-UcBHauE0c_Mh5s8cBuWvK1WfLBhSa5B2uxKgG0ehBG8-d2NFaEd3hJsw"}}},"title":"Repository search results"}