# PROJECT REPORT ON AHB2APB BRIDGE

MAY 2023 – JUNE 2023



# MAVEN SILICON DESIGN INTERNSHIP (DI-33)

**Submitted By: -**

**SUBHAM SUNDAR MOHARANA** 

Admission No.: - MS/23-24/0424

Veer Surendra Sai University of Technology, Burla

#### AHB SLAVE INTERFACE: -

```
module ahb slave interface(input hclk, hresetn, hwrite, hready in, input
[1:0] htrans, input [31:0]
haddr, hwdata,
output reg valid, hwritereg, hwritereg 1, output [1:0] hresp, output reg
[2:0] temp selx,
output reg [31:0] haddr_1,haddr_2,hwdata_1,hwdata_2, output [31:0]
hrdata,input [31:0]
prdata);
always @(posedge hclk)
begin
if(!hresetn)
begin
haddr 1 <= 0;
haddr 2 <= 0;
end
else
begin
haddr_1<=haddr;
haddr_2<=haddr_1;
end
end
always @(posedge hclk)
begin
if(!hresetn)
begin
hwdata 1 <= 0;
hwdata 2 <= 0;
end
else
begin
hwdata 1<=hwdata;
hwdata 2<=hwdata 1;
end
end
always @(posedge hclk)
begin
if(!hresetn)
begin
hwritereq<=0;
hwritereg 1<=0;
end
else
begin
hwritereg<=hwrite;
hwritereg 1<=hwritereg;
end
end
always @(*)
begin
valid=1'b0;
if(hready_in==1 && haddr>=32'h0000_0000 && haddr<32'h8c00 0000 &&
htrans==2'b10||htrans==2'b11)
valid=1;
else
valid=0;
```


```
end
always @(*)
begin
temp_selx=3'b000;
if ( haddr>=32'h0000_0000 && haddr<32'h8400_0000)
temp_selx=3'b001;
if ( haddr>=32'h8400_0000 && haddr<32'h8800_0000)
temp_selx=3'b010;
if ( haddr>=32'h8800_0000 && haddr<=32'h8c00_0000)
temp_selx=3'b000;
end
assign hrdata=prdata;
assign hresp=2'b0;
endmodule</pre>
```

#### APB CONTROLLER: -

```
module apb controller (input hclk, hresetn, hwrite reg, hwrite, valid,
input [31:0]haddr,hwdata,hwdata1,hwdata2,haddr1,haddr2,pr data,
input [2:0] temp selx,
output reg penable, pwrite,
output reg hr readyout,
output reg [2:0] psel,
output reg [31:0] paddr, pwdata);
parameter ST IDLE=3'b000,
ST READ=3'b001,
ST RENABLE=3'b010,
ST WWAIT=3'b011,
ST_WRITE=3'b100,
ST WRITEP=3'b101,
ST WENABLE=3'b110,
ST WENABLEP=3'b111;
reg [2:0] PS,NS;
//present state logic
always @(posedge hclk)
begin
if (!hresetn)
PS<=ST_IDLE;
else
PS<=NS;
end
//next state
always @(*)
begin
NS=ST_IDLE;
case(PS)
ST IDLE :
if (valid==1&&hwrite==1)
NS=ST WWAIT;
else if(valid==1&&hwrite==0)
NS=ST READ;
else if(valid==0)
NS=ST IDLE;
ST READ: NS=ST RENABLE;
ST RENABLE:
if (valid==1&&hwrite==1)
NS=ST WWAIT;
else if(valid==1&&hwrite==0)
NS=ST READ;
else if(valid==0)
NS=ST IDLE;
ST WWAIT:
if (valid==1)
NS=ST WRITEP;
else if(valid==0)
NS=ST WRITE;
ST WRITE:
if (valid==1)
NS=ST WENABLEP;
else if(valid==0)
NS=ST WENABLE;
ST WRITEP: NS=ST WENABLEP;
ST WENABLEP:
```

```
if (valid==1&&hwrite reg==1)
NS=ST WRITEP;
else if (valid==0&&hwrite reg==1)
NS=ST_WRITE;
else if(hwrite reg==0)
NS=ST READ;
ST WENABLE:
if (valid==1 && hwrite==1)
NS=ST WWAIT;
else if (valid==1 && hwrite==0)
NS=ST READ;
else
NS=ST IDLE;
endcase
end
//temporary output logic
reg penable temp, pwrite temp, hr readyout temp;
reg [2:0] psel temp;
reg [31:0] paddr temp,pwdata temp;
always @(*)
begin
case (PS)
ST IDLE: if(valid==1&&hwrite==0)
begin
paddr temp=haddr;
pwrite temp=hwrite;
psel_temp=temp_selx;
penable temp=0;
hr readyout temp=0;
end
else if (valid==1&&hwrite==1)
begin
psel temp=0;
penable temp=0;
hr readyout temp=1;
end
else
begin
psel temp=0;
penable temp=0;
hr readyout temp=1;
end
ST READ: begin
penable_temp=1;
hr_readyout_temp=1;
end
ST RENABLE: if(valid==1&&hwrite==0)
begin
paddr_temp=haddr;
pwrite_temp=hwrite;
psel temp=temp selx;
penable temp=0;
hr readyout temp=0;
end
else if(valid==1&&hwrite==1)
begin
psel temp=0;
penable temp=0;
```

```
hr readyout temp=1;
end
else
begin
psel temp=0;
penable temp=0;
hr readyout temp=1;
end
ST WWAIT: begin
paddr_temp=haddr1;
pwdata_temp=hwdata;
pwrite temp=hwrite;
psel temp=temp selx;
penable temp=0;
hr readyout temp=0;
end
ST WRITE:begin
penable temp=1;
hr readyout temp=1;
end
ST WRITEP:
begin
penable_temp=1;
hr_readyout_temp=1;
end
ST WENABLE:
begin
hr readyout temp=1;
penable temp=0;
psel temp=0;
end
ST WENABLEP:
begin
paddr temp=haddr2;
hr readyout temp=0;
pwdata_temp=hwdata;
penable_temp=1;
end
endcase
always @(posedge hclk)
begin
if(!hresetn)
begin
paddr<=0;
pwdata<=0;
pwrite<=0;
psel <= 0;
penable<=0;</pre>
hr_readyout<=1;</pre>
end
else
begin
paddr<=paddr temp;</pre>
pwdata<=pwdata temp;</pre>
pwrite<=pwrite temp;</pre>
psel<=psel temp;</pre>
penable<=penable temp;</pre>
```



#### BRIDGE TOP: -

```
module bridge top (input hclk, hresetn, hwrite, hready in,
input [1:0] htrans, input [31:0] haddr, hwdata, prdata,
output penable, pwrite, hr_readyout,output [2:0] psel,
output [1:0] hresp, output [31:0] paddr,pwdata,hrdata);
wire [31:0] hwdata 1, hwdata 2, haddr 1, haddr 2;
wire [2:0] temp selx;
wire hwritereg,hwritereg_1;
wire valid;
ahb slave interface
al(hclk,hresetn,hwrite,hready in,htrans,haddr,hwdata,valid,hwritereg,hw
ritereg 1,
hresp,temp selx,haddr 1,haddr 2,hwdata 1,hwdata 2,hrdata,prdata);
apb controller
a2(hclk, hresetn, hwritereg, hwrite, valid, haddr, hwdata, hwdata 1, hwdata 2, h
addr_1, haddr_2, prdat
temp selx,penable,pwrite,hr readyout,psel,paddr,pwdata);
endmodule
```

#### AHB MASTER INTERFACE: -

```
module ahb master (input hclk, hresetn, hreadyout, input [31:0] hrdata,
input [1:0] hresp,
output reg [31:0] haddr, hwdata, output reg hwrite, hreadyin, output reg
[1:0] htrans);
reg [2:0] hburst; //single,4,16,...
reg [2:0] hsize; //size 8bit,16bit..
task single_write();
begin
@(posedge hclk);
#1;
begin
hwrite=1;
htrans=2'b10;
hsize=0;
hburst=0;
hreadyin=1;
haddr=32'h8000 0001;
end
@(posedge hclk);
#1;
begin
htrans=2'b00;
hwdata=8'h80;
end
end
endtask
task single_read();
begin
@(posedge hclk);
#1;
begin
hwrite=0;
htrans=2'b10;
hsize=0;
hburst=0;
hreadyin=1;
haddr=32'h8000 0001;
@(posedge hclk);
#1;
begin
htrans=2'b00;
end
end
endtask
endmodule
```

#### APB INTERFACE: -


```
module apb interface (input pwrite, penable, input [2:0] pselx, input
[31:0] paddr, pwdata,
output pwrite_out,penable_out,output [2:0] psel_out,output [31:0]
paddr out,pwdata out,output
reg [\overline{3}1:0] prdata);
assign pwrite out=pwrite;
assign penable_out=penable;
assign psel_out=pselx;
assign pwdata out=pwdata;
assign paddr_out=paddr;
always @(*)
begin
if(!pwrite==1 &&penable)
prdata=8'd25;
end
endmodul
```

## TOP TEST BENCH (TB): -


```
module top tb();
reg hclk;
reg hresetn;
wire [31:0]
hrdata, haddr, hwdata, paddr, pwdata, paddr out, pwdata out, prdata;
wire hwrite, hreadyin;
wire [1:0] htrans;
wire [1:0] hresp = 0;
wire penable, pwrite, hreadyout, pwrite out, penable out;
wire [2:0] psel, psel out;
ahb master
ahb (hclk, hresetn, hreadyout, hrdata, hresp, haddr, hwdata, hwrite, hreadyin, ht
rans);
bridge top
bridge (hclk, hresetn, hwrite, hreadyin, htrans, haddr, hwdata, prdata, penable,
pwrite, hreadyout,
psel, hresp, paddr, pwdata, hrdata);
apb interface
apb(pwrite, penable, psel, paddr, pwdata, pwrite out, penable out, psel out, pa
ddr out, pwdata out,
prdata);
initial
begin
hclk=1'b0;
forever #10 hclk=~hclk;
end
task reset;
begin
@(negedge hclk)
hresetn=1'b0;
@(negedge hclk)
hresetn=1'b1;
end
endtask
initial
begin
reset;
//ahb.single_write();
ahb.single read();
//ahb.burst_4_incr_write();
end
endmodul
```

# SIMULATION WAVEFORM RESULTS: -

#### 1. Single Write



### 2. Single Read



#### 3. Burst-4 Increment Write

