

GOKARAJU RANGARAJU

Institute of Engineering and Technology

(Autonomous Institute under JNTU Hyderabad) II B Tech I Semester – 2021-22 – GR20 Regulation


DIGITAL LOGIC DESIGN

Answers to Problem Sheet 3

Unit III (Combinational Logic)

Syllabus: **Combinational Logic**: Combinational Circuits, Analysis Procedure, Design Procedure, Binary Adder - Subtractor, Decimal Adder, Binary Multiplier, Magnitude Comparator, Decoders, Encoders, Multiplexers.

1. Obtain the simplified Boolean expressions for outputs F and G in terms of the input variables in the below circuit.



$$F = (A + D)(A' + BC) = A'D + ABC + BCD += A'D + ABC$$

$$F = (A + D')(A' + BC) = A'D' + ABC + BCD' = A'D' + ABC$$

		m,	m,	m ₂	
00	m,	m _s 1	m, 1	m _s	Ì
11	m ₁₂	m ₁₃	m ₁₃	m _H	
10	m _K	m _g	m _{II}	m ₁₀	ر


F = A'D + ABC + BCD = A'T

1		01	11		
00	m ₀	m,	m ₃	1	ı
01	m,	m,	m,	m _s 1	h
11	m ₁₂	m ₅₃	m ₁₉	m ₁₄	
10	m _s	m ₉	m _{II}	m _{Jib}	_
	00	00 00 1 01 1 1 1 m _s	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$


G = A'D' + ABC + BCD' = A'D' + ABC

- 2. Design a combinational circuit with three inputs and one output.
 - a. The output is 1 when the binary value of the input is less than 3.


b. The output is 1 when the binary value of the input is an odd number.




3. Design a combinational circuit with three inputs, x,y, and z, and three outputs, A,B, and C, when the binary input is 0,1,2, or 3, the binary output is two greater than the input. When the binary input is 4,5,6,7, the binary output is two less than the input.




4. Design a 3-bit majority circuit whose output is equal to 1 if the input variables have more 1's than 0's. The output is 0 other wise.




5. Design a combinational circuit with Ex OR gates that converts a four bit Gray code to a four bit binary number.




6. Design a combinational circuit that generates 2's complement of a given 4 bit binary number.




7. Using 4 Half adders, Design a four bit combinational circuit incrementer (a circuit that adds 1 to a four bit binary number), and a decrementer (a circuit that subtracts 1 from a four bit binary number).






Note: To decrement the 4-bit number, add -1 to the number. In 2's complement format (add F_h) to the number. An attempt to decrement 0 will assert the borrow bit.

8. Design a 4-bit binary adder subtractor for addition and subtraction of 2 four bit binary numbers.




9. Design a 4 bit BCD Adder for addition of Decimal in BCD form.

	E	Binary Su	m				BCD Sur	1		Decima
K	Z ₈	Z4	Z_2	Zr	<i>C</i>	Sn	S4	S2	51	
0	0	0	0	0	0	0	0	0	0	0
õ	Õ	0	0	1	0	0	0	0	1	1
Ô	0	0	1	0	0	0	0	1	0	2
Ô	ō	0	1	1	0	0	0	1	i	3
n	ŏ	1	0	0	0	0	1	0	0	4
Õ	0	1	0	1	0	0	1	0	1	5
0	ő	i	1	0	0	0	1	1	0	6
ő	ŏ	1	1	1	0	0	1	1	1	7
ŏ	1	Ô	0	0	0	1	0	0	0	8
0	î	ŏ	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	i	ŏ	i	1	1	0	0	0	1	11
0	í	1	0	0	1	0	0	1	0	12
0	í	i	0	1	1	0	0	1	1	13
ŏ	í	1	1	0	1	0	1	0	0	14
ŏ	i	í	1	1	1	0	1	0	1	15
ĭ	ô	0	0	0	1	0	1	1	0	16
i	0	ő	ō	1	1	0	1	1	1	17
i	ŏ	Ö	1	0	i	ĺ	0	0	0	18
î	ő	ő	í	1	1	1	0	0	1	19




10. What is a Decoder? Design a 2 X 4 Decoder with Basic gates.

A decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2^n unique output lines. If the n bit decode information has unused or don't care combinations, the decoder output will have fewer than 2^n outputs.



11. Using a Decoder and external gates, design the combinational circuit by the following three Boolean functions:




12. Implement a full adder circuit with decoder and OR gates.


For a full adder with three bits of information and two outputs like sum and carry, the Boolean functions for the outputs sum and carry can be derived from the truth table of the full adder and they are

$$S(x, y, z) = \Sigma(1, 2, 4, 7)$$


 $C(x, y, z) = \Sigma(3, 5, 6, 7)$



13. Design a four-input priority encoder with input D0 having the highest priority and input D3 the lowest priority.



14. Implement a full adder with two 4 X 1 Multiplexers



....


15. Implement the following Boolean functions with a multiplexer:

a.
$$F = \sum (0, 2, 5, 7, 11, 14)$$

b.
$$F = \prod (3, 8, 12)$$

(a)
$$F = \Sigma (0, 2, 5, 7, 11, 14)$$


Inputs ABCD	F
0000	1 == 0
0001	0
0010	1
0011	0 F = D
0100	0
0101	1 - D
0110	$^{0}F = D$
0111	1
1000	0 0
1001	0 -0
1010	0 0
1011	$0^{F=0}$
1100	0 - 0
1101	1 - D
1110	1
1111	$0^{F-D'}$




(b)
$$F = \Pi(3, 8, 12) = (A' + B' + C + D)(A + B' + C' + D')(A + B + C' + D')$$

 $F' = ABC'D' + A'BCD + A'B'CD = \Sigma(12, 7, 3)$
 $F = \Sigma(0, 1, 2, 4, 5, 6, 8, 9, 10, 11, 13, 14, 15)$

Inputs ABCD	F
0000	1 F = 1
0001	1
0010	1
0011	0^{F-D}
0100	1 F = 1
0101	1 - 1
0110	$^{1}F = D'$
0111	0
1000	1 F = 1
1001	1 - 1
1010	1 F = 1
1011	1 - 1
1100	0 F - D
1101	1 - D
1110	1
1111	1 - 1



16. Construct a 16X 1 multiplexer with two 8 X 1 multiplexers and one 2 X 1 multiplexers.




17. Implement the following Boolean functions with a 4 X 1 multiplexer and external gates.

a.
$$F(A,B,C,D) = \sum (1,3,4,11,12,13,14,15)$$

b.
$$F(A,B,C,D) = \sum (1,2,4,7,8,9,10,11,13,15)$$

(a)



(b)

