

# TEMPERATURE LOGGER

SUBHANG VEMPATI



UPPSALA  
UNIVERSITET

14-05-2022

# 1. Contents

<b>1</b>	<b>ABSTRACT</b>	<b>3</b>
<b>2</b>	<b>INTRODUCTION</b>	<b>4</b>
<b>3</b>	<b>PROJECT DESCRIPTION</b>	<b>4</b>
<b>4</b>	<b>IMPLEMENTATION AND SIMULATION</b>	<b>6</b>
4.1	CLOCK DIVIDER .....	6
4.2	I2C MASTER .....	7
4.3	EXTERNAL SERIAL CLOCK .....	8
4.4	TEMPERATURE REGISTER .....	9
4.5	BINARY TO BCD CONVERTER .....	10
4.6	LCD MODULE .....	11
4.7	COMPLETE DESIGN RTL .....	14
4.8	COMPLETE DESIGN BDF .....	14
<b>5</b>	<b>TEMPERATURE LOGGER WORKING AND RESULT</b>	<b>15</b>
5.1	TEMPERATURE LOGGER WORKING .....	15
5.2	RESULTS .....	16
<b>6</b>	<b>CONCLUSION</b>	<b>17</b>
<b>7.</b>	<b>Appendix A: SOURCE CODE</b>	
7.1	Clock divider .....	18
7.2	External Serial Clock .....	19
7.3	Temperature Register .....	20
7.4	Binary to BCD Converter .....	21
7.5	I2C Master .....	22
7.6	LCD Module .....	26
<b>8.</b>	<b>References</b>	<b>29</b>

## **2. ABSTRACT**

The project task is to design a temperature logger which gathers the temperature using temperature sensor LM75. This is implemented using I2C communication between DE2-115 the temperature sensor.

### 3. INTRODUCTION





Figure: Principle Drawing of I2C communication

The basic principle of I2C communication is to write to or read from slave using 2 wires namely SDA (SERIAL DATA LINE) and SCL (SERIAL CLOCK LINE). The speciality of the I2C communication is there can N-number of masters and slaves in the circuit that can communicate between themselves. Here we are trying to fetch information from LM75 sensor which is working as a slave and display it on the LCD.

### 4. PROJECT DESCRIPTION

The process which is happening in the Temperature logger is explained below.

First, we create an I2C master which controls the temperature sensor. In the master we create a state machine which changes to the conditions which we need. The board DE2-115 provides us with a 50 MHz clock frequency which is way too high for the sensor to work with, so we design a clock divider which lowers the clock frequency and makes the master to work. For the LCD display we need a 400hz clock which is taken from the clock divider which we designed and finally I have taken an external serial clock signal which works with the serial data line, and this was implemented by taking an enable signal from the I2C master and giving it to a D flipflop which acts as a delayer. We have created a temperature register which divides most significant and least significant bits from data and sends it to a component which converts binary numbers into binary coded decimal numbers. This component uses a special algorithm called double dabble. Finally, LCD display is also implemented as a state machine in which each character is displayed is a state mentioned in the design.



**Figure: STATE MACHINE for I2C MASTER**

## 5. IMPLEMENTATION AND SIMULATION

### 5.1 Clock Divider

CLOCK DIVIDER			
External signals	Port	Width (In bits)	Description
Clk_50	Input	1	Clock signal (50MHz)
Sclk_128	Output	1	Clock signal (200KHz)
Sclk_64	Output	1	Clock signal (100KHz)
Clk_400hz	Output	1	Clock signal (400 Hz)
Clk_strobe	Output	1	Clock signal (1 Hz)
Sample clock	Output	1	Clock signal (1 MHz)




Figure: clock divider BSF




Figure: clock divider RTL




Figure: Clock 50 MHz is given as input, and it is divided into various clock signals.

## 5.2 I2C MASTER

I/O Pins			
External signals	Port	Width (In bits)	Description
Clk	Input	1	Clock signal (200kHz)
Reset	Input	1	Global Reset signal from the press button
STROBE	Output	1	Strobe signal
Enable	Output	1	Enable signal
Data_bus	Output	16	16-bit instruction output




Figure: I2C BSF




Figure: I2C Master simulation

As the SCL is external I have an Enable signal that controls the SCL, and the circuit has reset as '0' as the buttons pushed must be active low.




Figure: I2C MASTER RTL

I2C Master will be in read mode as it is reading the information given by the temperature sensor which is slave in the project. This communication is led by 2 wires namely SDA and SCL. I have implemented a I2C Master with an external serial clock. By implementing that way, we have less control over the data flow.

### 5.3 EXTERNAL SERIAL CLOCK

EXTERNAL SERIAL CLOCK			
External signals	Port	Width (In bits)	Description
Clock	Input	1	Clock signal (100 KHz)
Enable	Input	1	Enable signal
CLK_128	Input	1	Clock signal (200 KHz)
SCL	Output	1	Serial clock output






Figure: External Serial Clock BSF




Figure: External Serial Clock RTL

## 5.4 TEMPERATURE REGISTER

Temperature Register			
External signals	Port	Width (In bits)	Description
Temp	Input	16	Temperature read from sensor by I2C MASTER
MSB	Output	8	Bits 15 down to 8 in the temperature
LSB	Output	1	Bit 7 in the temperature




Figure: Temperature register BDF

## 5.5 Binary to BCD CONVERTER

PROGRAM COUNTER			
External signals	Port	Width (In bits)	Description
bin	Input	8	MSB from temperature register
BCD	Output	12	Converted bits of binary code




Figure: Binary to BCD converter BDF




Figure: Binary to BCD converter RTL

	Msgs			
/bin8bcd_vhd_tst/bin	11111111	01110010	01110011	01110100
/bin8bcd_vhd_tst/bcd	001001010101	000100010100	000100010101	000100010110

Figure: Binary to BCD converter simulation

The converter uses a special algorithm called Double Dabble that helps in the conversion of the binary numbers into binary coded decimal numbers. What the algorithm does is first it takes the first bit of the binary number and checks if the digit is greater than 5 if its less than 5 it leaves the number as it eases and shifts to right and checks that the numbers are greater than 5 it will add 3 to the number and the procedure continues until no digit is left.

## 5.6 LCD MODULE

LCD_MODULE			
External signals	Port	Width (In bits)	Description
Clock	Input	1	Clock signal (400 Hz)
Reset	Input	1	Reset
MSB	Input	12	BCD converted temperature bits
LSB	Input	1	LSB from temperature register
LCD_E	Output	1	Enable for LCD display
LCD_RS	Output	1	Register select for LCD Display
LCD_RW	Output	1	Read or Write condition select for LCD Display
LCD_BLON	Output	1	Backlight On
LCD_ON	Output	1	LCD Display On
LCD_DATA	Output	8	LCD Display bits




Figure: LCD Module BDF




Figure LCD Display Simulation




Figure: LCD Module RTL




Figure: LCD state machine

## 5.7 COMPLETE DESIGN RTL




Figure: FULL DESIGN RTL

## 5.8 COMPLETE DESIGN BDF




Figure: FULL DESIGN BDF

## 6. Temperature Logger working and Results

### 6.1 Temperature logger Working

The latest Temperature detected by LM75 temperature sensor is the output of the project. I2C master communicates with the slave which is temperature sensor in our case using the above-mentioned communication technique called I2C communication.

First, we create a I2C master with an external serial clock which communicates with slave using serial data line and external serial clock which is connected using an enable which is an output from the I2C master. The temperature detected is displayed on LCD display which is inbuilt in the DE2-115 board. This whole process is done using Quartus II compiler and have been coded using VHDL.

I2C master is a state machine which works according to i2c communication protocol. in I2C communication we can have multiple master and slave devices which are connected using 2 wires. Basically, the master communicates with slave by writing address of the slave to the SDA line. Slave responds to the master by giving an acknowledgement to the SDA line we call it the slave acknowledgement. After slave's response it start writing data to SDA line that master starts reading of. After reading significant data bits master send an acknowledgement and then slave sends the remaining data. When the data read is sufficient master sends a no acknowledgement which trigger the stop condition.

I2C master works on a clock signal which runs on the clock frequency of 200KHz, external serial clock runs on clock frequency of 100 KHZ and LCD display runs on clock frequency of 400Hz, but DE2-115 provides us with a clock with the frequency of 50MHz, so we use a clock divider which divides the clock and distributes the appropriate clock frequency for the respective component.


I2C master gives out a data which is 16 bits longs and the important bits for us are 9 so we have a temperature register which divides the 16 bits data into 9 bits and that 9-bit data is sent out as MSB which is first 8 bits f the 15 bits data and LSB which is 9<sup>th</sup> bits of that 16-bit data.

This MSB is a binary data, and we need binary coded decimal data for the LCD data. Therefore, we must convert this binary data to BCD. We use a binary to BCD converter which uses a special algorithm called double dabble. This double dabble is a twostep process. First, we take an 8-bit binary number, and we shift to the left and check whether the number is greater than or equal to 5 if it's not equal to 5 we shift one more bit to the left and check if the numbers are or equal to or greater than 5 if they are, then we add 0011 to the bits. we continue this process until no data bits are left. We get a BCD number as an output.


Finally, this BCD number is shown on the LCD display on the board. This BCD number is again gets converted into an ASCII code for displaying the temperature. The objective of determining the temperature as the desired outcome of the project is dependent on the first four bits, where if the 11<sup>th</sup> bit is 1 then the temperature detected is negative and if its 0 then the temperature is positive and if LSB is 0 then the granularity of the temperature is 0 and when 1 its 0.5.the whole project is implemented on Celsius scale of temperature.

## 6.2 RESULTS


We have achieved the desired output by implementing the above-mentioned working using VHDL code and the results are shown in the below signal tap and picture of the board showing different temperatures.



CLK\_50 and SCL signals are very fast when compared to the clock of lcd display so I have made the sample clock slower for getting a reasonable wave form of the temperature logger.



Here I have introduced a much faster sample clock of frequency 1 MHz, so we got a clear SCL wave form.





## 7. CONCLUSION

The objective of building a temperature logger system using temperature sensor LM75 gave results as expected which are in line with the requirements specifications with a few minor discrepancies. Understanding the concepts of I2C communication were the pivotal factors and served as an important base in building the temperature logger system. Key aspects like the communication between the DE2-115 and the temperature sensor were the fundamental building blocks of the project.

## 8. Appendix A: Source code

### 8.1 Clock divider:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5
6  ENTITY CLOCK_DIVIDER is
7  port(
8      clk_50 : in std_logic;
9
10     sclk_128,sclk_64,sample_clock,clk_400hz,clk_strobe: out std_logic
11
12 );
13 end clock_DIVIDER;
14
15 Architecture rtl of clock_divider is
16
17     signal timer :    std_logic_vector(26 downto 0) := "0000000000000000000000000000";
18     signal RESET :    std_logic;
19
20
21 begin
22
23     process(clk_50,reset)
24     begin
25
26
27         if (reset='0')then
28             timer <= "0000000000000000000000000000";
29         elsif clk_50'event and clk_50='1' then
30             timer <= timer + 1;
31         end if;
32     end process;
33
34
35     sample_clock <= timer(1);
36     sclk_128 <= timer(6);
37     sclk_64 <= timer(5);
38     clk_400hz <= timer(16);
39     clk_strobe <= timer(25);
40
41
42
43
44 end rtl;
```

## 8.2 External Serial Clock:

```
1  Library IEEE;
2  USE IEEE.Std_logic_1164.all;
3
4
5  ENTITY ex_SCL is
6  port(
7      SCL : out std_logic;
8
9      clk_128 :in std_logic;
10
11      clk     :in  std_logic;
12
13      enable : in std_logic
14  );
15  END ex_SCL;
16  ARCHITECTURE Behavioral of ex_SCL is
17  signal clock_delay : std_logic;
18
19  begin
20  process(clk)
21  begin
22      if rising_edge(clk) then
23          if (enable = '1') then
24              scl <= not clock_delay;
25          else
26              scl <= '1';
27          end if;
28          clock_delay <= clk_128;
29          end if;
30      end process;
31  end Behavioral;
```

### 8.3 Temperature Register:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  entity temp_REG is
5  port (
6      temp : in std_logic_vector(15 downto 0);
7
8      MSB  : out std_logic_vector(7 downto 0);
9
10     LSB  : out std_logic);
11 end temp_reg;
12
13 architecture behave of Temp_reg is
14
15 begin
16     MSB <= temp(15 downto 8);
17
18     LSB <= temp(7);
19
20
21 end behave;
```

## 8.4 Binary to BCD converter:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity bin8bcd is
6  port (
7      bin:    in  std_logic_vector (7 downto 0);
8      bcd:    out std_logic_vector (11 downto 0)
9  );
10 end entity;
11
12 architecture struct of bin8bcd is
13     procedure add3 (signal bin: in std_logic_vector (3 downto 0);
14                     signal bcd: out std_logic_vector (3 downto 0)) is
15         variable is_gt_4: std_logic;
16     begin
17         is_gt_4 := bin(3) or (bin(2) and (bin(1) or bin(0)));
18
19         if is_gt_4 = '1' then
20             bcd <= std_logic_vector(unsigned(bin) + "0011");
21         else
22             bcd <= bin;
23         end if;
24     end procedure;
25     signal u0bin,u1bin,u2bin,u3bin,u4bin,u5bin,u6bin:
26         std_logic_vector (3 downto 0);
27
28     signal u0bcd,u1bcd,u2bcd,u3bcd,u4bcd,u5bcd,u6bcd:
29         std_logic_vector (3 downto 0);
30 begin
31     u0bin <= '0' & bin (7 downto 5);
32     u1bin <= u0bcd(2 downto 0) & bin(4);
33     u2bin <= u1bcd(2 downto 0) & bin(3);
34     u3bin <= u2bcd(2 downto 0) & bin(2);
35     u4bin <= u3bcd(2 downto 0) & bin(1);
36     u5bin <= '0' & u0bcd(3) & u1bcd(3) & u2bcd(3);
37     u6bin <= u5bcd(2 downto 0) & u3bcd(3);
38     u0: add3(u0bin,u0bcd);
39
40     u1: add3(u1bin,u1bcd);
41
42     u2: add3(u2bin,u2bcd);
43
44     u3: add3(u3bin,u3bcd);
45
46     u4: add3(u4bin,u4bcd);
47
48     u5: add3(u5bin,u5bcd);
49
50     u6: add3(u6bin,u6bcd);
51
52     OUTP:
53         bcd <= '0' & '0' & u5bcd(3) & u6bcd & u4bcd & bin(0);
54 end architecture;
```

## 8.5 I2C Master

```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
4  |
5  ENTITY I2C_MASTER is
6  port (
7      clk : IN STD_LOGIC;
8
9      rst : IN STD_LOGIC;
10
11      STROBE : IN STD_LOGIC;
12
13      SDA : INOUT STD_LOGIC;
14
15      ENABLE : OUT STD_LOGIC;
16
17      DATA_BUS : out std_LOGIC_VECTOR(15 downto 0)
18  );
19
20  END I2C_MASTER ;
21
22  ARCHITECTURE BEHAVE of I2C_MASTER is
23
24  type I2C is (Idle, START, ADDRESS, S_ACK, MSB, M_ACK, LSB, N_ACK, STOP);
25
26  signal state      : I2C;
27
28  signal SDA_out    : std_logic;
29
30  signal SDA_in     : std_logic ;
31
32  signal sda_en     :std_logic := '0';
33
34  signal scl_en     : std_logic := '0';
35
36  signal ack_err    : std_logic;
37
38  signal bit_cnt    : integer range 0 to 7  := 7;
39
40  signal data_cnt   : integer range 0 to 15 := 15;
41
42  signal addr       : std_logic_vector(6 downto 0):= "1001000";
43
44  signal addr_rw    : std_logic_vector(7 downto 0);
45
46  signal temp       : std_logic_vector (15 downto 0);
47
```

```

BEGIN
PROCESS(clk, rst)
BEGIN
    IF(rst = '0') THEN
        state <= idle;
        scl_en <= '1';
        sda_en <= '1';
        sda_out <= '1';
        bit_cnt <= 7;
        data_cnt <= 15;
        addr_rw <= addr & '1';
        temp <= "0000000000000000";

    elsif(clk'event and clk = '1') then
    case state is
--
when IDLE =>
        state <= idle;
        scl_en <= '1';
        sda_en <= '1';
        sda_out <= '1';
        bit_cnt <= 7;
        data_cnt <= 15;
        addr_rw <= addr & '1';
        temp <= "0000000000000000";
        if(strobe = '0') then
            state <= START;
        else
            state <= IDLE;
        end if;
--
when START =>
        scl_en <= '0';
        sda_en <= '1';
        sda_out <= '0' ;
        state <= ADDRESS;
--
when ADDRESS =>
        sda_out <= addr_rw(bit_cnt);
        sda_en <= '1';
        if (bit_cnt = 0) then
            state <= S_ACK;
        else
            bit_cnt <= bit_cnt-1;
            state <= ADDRESS;
        end if;

```

```

103
104
105     when S_ACK =>
106         sda_out <= '1';
107         sda_en <= '0';
108         if sda = '0' then
109             state <= MSB;
110         else
111             ack_err <= '1';
112             state <= MSB;
113         end if;
114
115
116
117     when MSB =>
118         sda_out <= '1';
119         sda_en <= '0';
120         if data_cnt = 8 then
121             state <= M_ACK;
122         else
123             data_cnt <= data_cnt-1;
124             temp(data_cnt)<=sda_in;
125             state <= MSB;
126         end if;
127
128
129
130
131     when M_ACK =>
132         DATA_BUS(15 downto 8) <= temp(15 downto 8);
133         sda_out <= '0';
134         sda_en <= '1';
135         state <= LSB;
136
137
138
139     when LSB =>
140         sda_out <= '1';
141         sda_en <= '0';
142         temp(data_cnt)<= sda_in;
143         if data_cnt = 0 then
144             state <= N_ACK ;
145         else
146             data_cnt <= data_cnt-1;
147             state <= LSB;
148         end if;
149
150

```



```

153
154     when N_ACK =>
155         DATA_BUS(7 downto 0) <= temp(7 downto 0);
156         sda_out <= '1';
157         sda_en <= '1';
158     state <= stop;
159
160     -----
161     when stop =>
162         sda_out <= '1';
163         sda_en <= '1';
164         state <= idle;
165
166     -----
167
168     when others =>
169         state <= idle;
170     end case;
171
172     -----
173
174 end if;
175
176 end process;
177
178 SDA_in <= SDA;
179
180 ENABLE <= clk when (scl_en='1') else '1';
181
182 SDA <= sda_out WHEN sda_en = '1' ELSE 'Z';
183
184 end BEHAVE;
185

```

## 8.6 LCD Module:

```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  USE IEEE.STD_LOGIC_ARITH.ALL;
4  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6
7  ENTITY LCD_MODULE IS
8  PORT(
9
10     CLK      : IN STD_LOGIC;
11
12     RESET    : in std_logic;
13
14     MSB      : in std_logic_vector(11 downto 0);
15
16     LSB      : in std_logic;
17
18     --LCD Control Signals
19     LCD_E    : OUT STD_LOGIC;
20
21     LCD_RW   : OUT STD_LOGIC;
22
23     LCD_RS   : OUT STD_LOGIC;
24
25     LCD_ON   : OUT std_logic;
26
27     LCD_BLON : OUT std_logic;
28
29     --LCD Data Signals
30     LCD_DATA : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
31
32  end LCD_MODULE;
33
34  --Define The Architecture Of The Entity
35  ARCHITECTURE behave of LCD_MODULE IS
36  type LCD is (idle,fun_set,dis_on,dis_clear,mode_set,write_T,write_E,write_M,write_P ---
37              ,write_equal,write_MSB_1,write_MSB_2,write_MSB_3, --- states for the LCD DISPLAY
38              ,write_dot,write_LSB,write_degree,write_C,return_home,drop_LCD_E,hold);---
39  signal state , next_command : LCD;
40
41  BEGIN
42
43  PROCESS(clk,reset)
44
45  BEGIN
46
47  if (RESET='0') then
48  LCD_E <= '1';
49  LCD_RS <= '0';
50  LCD_RW <= '0';
51  LCD_ON <= '1';
52  LCD_BLON <= '1';
53  state <= idle;
54  next_command <= idle;
55
56  elsif (clk'EVENT) AND (clk = '1') then
57
58  case state is
59
60  -----
61  --IDLE STATE
62  when idle =>
63
64  LCD_E <= '1';
65  LCD_RS <= '0';
66  LCD_RW <= '0';
67  state<=drop_LCD_E;
68  next_command <= fun_set;
69
70  -----
71  --FUNCTION SET STATE
72  when fun_set =>
73
74  LCD_E <= '1';
75  LCD_RS <= '0';
76  LCD_RW <= '0';
77  LCD_DATA <= "00111000";
78  state<=drop_LCD_E;
79  next_command <= dis_clear;
```

```

80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180

```

```

--DISPLAY CLEAR STATE
when dis_clear =>
    LCD_E <= '1';
    LCD_RS <= '0';
    LCD_RW <= '0';
    LCD_DATA <= x"01";
    state<=drop_LCD_E;
    next_command <= dis_on;

--DISPLAY ON STATE
when dis_on =>
    LCD_E <= '1';
    LCD_RS <= '0';
    LCD_RW <= '0';
    LCD_DATA<= x"0c";
    state<=drop_LCD_E;
    next_command <= mode_set;

--MODE SET STATE
when mode_set =>
    LCD_E <= '1';
    LCD_RS <= '0';
    LCD_RW <= '0';
    LCD_DATA <= "00000110";
    state<=drop_LCD_E;
    next_command <= write_T;

-- WRITING DATA TO DATA BUS

when write_T =>
    LCD_E <= '1';
    LCD_RS <= '1';
    LCD_RW <= '0';
    LCD_DATA <= x"54";
    state<=drop_LCD_E;
    next_command <= write_E;

when write_E =>
    LCD_E <= '1';
    LCD_RS <= '1';
    LCD_RW <= '0';
    LCD_DATA <= x"45";
    state<= drop_LCD_E;
    next_command <= write_M;

when write_M =>
    LCD_E <= '1';
    LCD_RS <= '1';
    LCD_RW <= '0';
    LCD_DATA <= x"4D";
    state<= drop_LCD_E;
    next_command <= write_P;

when write_P =>
    LCD_E <= '1';
    LCD_RS <= '1';
    LCD_RW <= '0';
    LCD_DATA <= x"50";
    state<= drop_LCD_E;
    next_command <= write_equal;

when write_equal =>
    LCD_E <= '1';
    LCD_RS <= '1';
    LCD_RW <= '0';
    LCD_DATA <= x"3D";
    state<= drop_LCD_E;
    next_command <= write_MSB_1;

when write_MSB_1 =>
    LCD_E <= '1';
    LCD_RS <= '1';
    LCD_RW <= '0';
    LCD_DATA <= "00101011";
    state<= drop_LCD_E;
    next_command <= write_MSB_2;

when write_MSB_2 =>
    LCD_E <= '1';
    LCD_RS <= '1';
    LCD_RW <= '0';
    LCD_DATA <= "0011" & msb(7 downto 4);
    state<= drop_LCD_E;
    next_command <= write_MSB_3;

```

```

181
182
183     when write_MSB_3 =>
184         LCD_E <= '1';
185         LCD_RS <= '1';
186         LCD_RW <= '0';
187         LCD_DATA <= "0011" & msb(3 downto 0);
188         state<= drop_LCD_E;
189     next_command <= write_dot;
190
191 -----
192
193     when write_dot=>
194         LCD_E <= '1';
195         LCD_RS <= '1';
196         LCD_RW <= '0';
197         LCD_DATA <= x"2E";
198         state <= drop_LCD_E;
199     next_command <= write_LSB;
200
201 -----
202
203     when write_LSB =>
204         LCD_E <= '1';
205         LCD_RS <= '1';
206         LCD_RW <= '0';
207         if (lsb = '0') then
208             LCD_DATA <= x"30";
209         elsif (lsb = '1') then
210             LCD_DATA <= x"35";
211         end if;
212         state<= drop_LCD_E;
213     next_command <= write_degree;
214
215 -----
216
217     when write_degree =>
218         LCD_E <= '1';
219         LCD_RS <= '1';
220         LCD_RW <= '0';
221         LCD_DATA <= x"DF";
222         state<= drop_LCD_E;
223     next_command <= write_C;
224
225 -----
226
227     when write_C =>
228         LCD_E <= '1';
229         LCD_RS <= '1';
230         LCD_RW <= '0';
231         LCD_DATA <= x"43";
232         state<=drop_LCD_E;
233     next_command <= return_home;
234
235 ----- RETURN HOME
236
237     when return_home =>
238         LCD_E <= '0';
239         LCD_RS <= '0';
240         LCD_RW <= '0';
241         LCD_DATA <= "00000010";
242         state <= idle;
243     next_command <= idle;
244
245 -----
246
247     when drop_LCD_E =>
248         LCD_E <= '0';
249         LCD_BLON <= '1';
250         LCD_ON <= '1';
251         state <= hold;
252
253 -----
254
255     when hold =>
256         state <= next_command;
257         LCD_BLON <= '1';
258         LCD_ON <= '1';
259
260 -----
261
262     when others => null;
263
264 -----
265
266
267 end case;
268 end if;
269 end process;
270
271 end behave;
272
273

```

## 9. REFERENCES

1. VHDL for designers, book written by Stefan Sjöholm and Lennart Lindh
2. For clock divider: [https://www.youtube.com/watch?v=GYj\\_G6KVP1Y&t=124s](https://www.youtube.com/watch?v=GYj_G6KVP1Y&t=124s)
3. For I2C Master: Material provided by the faculty during beginning of the project
4. For Binary to BCD converter: <https://www.youtube.com/watch?v=yki0PkBcJbg&t=182s>
5. For LCD display: <https://www.youtube.com/watch?v=z9PQb7XoceM&t=1093s>
6. For rest of registers and debugging: Labs performed during the course .