Expriment : 1 C

Title: - SPICE seculation of chas. NAND GATE (2 7/p)


2 (T/p) NAND Grate using PSPICE.

and to get output as per.

deparentus: Cadence/onCAD Software.


Inemy: -. To build on MAND gate (2-1/2) evec. Field have to know. logic gate design must be done and.

then. with the hop of which ever can make a chos 22/ NAND CRATE.



The above . Figure of static cires logic gate design is . of a. 3 % based cires b. legic gate and For design use need to cons der that For pullup network if the. main Fundhion. to be realised has 'OR' then . the emos transstows must be in seules and or it has 'ANO' then they Should be placed in pacallel. then the cross transistems should be. In pavalled and For. AND they should be. there Pour, PUN+ prios logic. SOR = Seven.] array. [AND = paralles] PDN-> mnos logge for = paullel ? (ARIO : Seile 8 Mone. as ene've seen how to ourrange. CMOS. townsistous. So as. they give us. a dessecued logic entpert on a logic inpert Now enc'll see how a chos logic. gate cuorks Internally 100 Trucs dewitch HLOCK n Mas Clased GUD

The above figure describes how he get a logic. O logic 1. % and now we get a logic. O p. and how we get a logic. O have we'll see the truth table and symbol of MAND CHATE.




FEGO NAUD GATE.

Truth table :-


A	в	3.	
0	0	1	F = A.B] NAND
D	1	1	= MOT(A.B) CHATE open after
1	D	1	Rinction
2	1_	0.	

E CKT deagram .



Denation of the ckt on.

For a normal cros (nos & pros) eve know how the gate, voltage. everks for giving of s. So, we can summaire. Then as in.



On basis of above conclusion.

ace can draw de table. to.


visualize. The truth table with

aviation.

transfitaus. will be on.

ou. of based on two 1/65 ALB.

A	в	mı	w2	тз	mq	3
O	0	ON	ON	OFF	OFF	1
0	1	ON	OFP	OFF	ON	,
L	0	OFP	OH	ON	OPF	ı
1	ı	OFF	o FF	ON	ON	0



NI (stautnode) (Finish mode) pulse. (Vinir) (Vini.) (TO) (TR) (TF)

NI 1 · O pulse · O 5 0 2ns 2ns

(PW) (PER).

8ns 20ns.

Bragram Pou the ext or.

· PROBE

· PND.

Note 1 0. DC. 50

No 2 0 \$PULSE 0 5 0 0.1ns 0.1ns 50ns 100ns.

Nb B 0 \$PULSE 0 5 0 0.1ns 0.1ns. 100ns 200ns

mil 4 2 .1 1 \$pmed (m2 400 1=100)

mil 4 3 1 1 \$pmed (m2 400 1=100)

mil 4 2 5 5 nnied (m2 400 1=20)

mil 5 3 0 0 nmod (m2 100 1=20)

MODEL \$pmed .pmes (nto=-1 lowbda = 0.02)

MODEL nmed .nmes (nto=1 lowbda = 0.02)

TRAM. Ons 600 ns.

Date/Time run: 11/17/20 20:23:38 Temperature: 27.0 (A) 123 Amrita EXP-1(c) CMOS Two input NAND Gate DT-04112020.dat (active) 5.0V-Output voltage Vout V(4) 2.5V SEL>> seconds) OV. 100ns 200ns 300ns 400ns 500ns 600ns o V(4) 5.0V-Input voltage V(3) vb 2.5V (nano seconds) OV 100ns 200ns 300ns 400ns 500ns 600ns o V(3) 5.0V-Input voltage V(2) va 2.5V time 0V-(nano seconds) 600ns 100ns 200ns 300ns 400ns 500ns 0s × V(2) Time→ Time: 20:28:47

Frecautions;

- -> The drice syntax should be proper.
- -> Nalue of pulse should be appropri de.
- -> Traces should be proper.
- Conclusions: From the above exp are.

 Icannt to seculate NAND

 Grate using chos.