


Experiment :- 1.C

Title:- SPICE simulation of CMOS NAND GATE (2 I/P)

Objective:- To design and simulation a 2 (I/P) NAND Gate using SPICE and to get output as per truth table.

Apparatus:- Cadence / ORCAD Software.

Theory:- To build a NAND gate (2-I/P) we first have to know how a standard static CMOS logic gate design must be done and then with the help of which we can make a CMOS 2 I/P NAND GATE.



The above figure of static CMOS logic gate design is of a 3 input based CMOS logic gate. and for design we need to consider that for pullup network, if the main function to be realised has 'OR' then the CMOS transistors must be in series, and if it has 'AND' then they should be placed in parallel.



Alternatively, for PUN. if the function to be realised has 'OR' then the CMOS transistors should be in parallel, and for 'AND' they should be in series.

therefore,

PUN \rightarrow pmos logic array. $\left\{ \begin{array}{l} \text{OR} = \text{series} \\ \text{AND} = \text{parallel} \end{array} \right\}$

PDN \rightarrow nmos logic array $\left\{ \begin{array}{l} \text{OR} = \text{parallel} \\ \text{AND} = \text{series} \end{array} \right\}$

Now, as we've seen how to arrange CMOS transistors so as they give us a desired logic output on a logic input, now we'll see how a CMOS logic gate works internally.



The above figure describes how we get a logic 1. o/p. and now we get a logic 0 o/p. now we'll see the truth table and symbol of NAND GATE.



Fig. NAND GATE.

Truth table :-


A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

$$F = \overline{A \cdot B}$$

$$= \text{NOT}(A \cdot B)$$


NAND
GATE
operation
function

CKT diagram :-



Q. Operation of the ckt :-



For a normal CMOS (nmos & pmos) we know how the gate voltage works for giving $O_p's$. So, we can summarize them as :-



→ On basis of above conclusion, we can draw a table to visualize the truth table with which transistors will be on, or off, based on two $i_p's$ A & B.

A	B	m1	m2	m3	m4	y
0	0	ON	ON	OFF	OFF	1
0	1	ON	OFF	OFF	ON	1
1	0	OFF	ON	ON	OFF	1
1	1	OFF	OFF	ON	ON	0

To represent a pulse in PSPICE :-




V1 (start node) (finish node) pulse (Vlow) (Vhigh) (TD) (TR) (TF)

V1 1 0 pulse 0 5 0 2ns 2ns
 (PW) (PER)
 8ns 20ns.

Program for the ckt :-

```
Vdd      1      0 . DC . 5v
Va       2      0 PULSE 0 5 0 0.1ns 0.1ns 50ns 100ns.
Vb       3      0 PULSE 0 5 0 0.1ns 0.1ns 100ns 200ns
m1      4      2      1      1 pmod(W=40u L=10u)
m2      4      3      1      1 pmod(W=40u L=10u)
m3      4      2      5      5 nmod(W=10u L=2u)
m4      5      3      0      0 nmod(W=10u L=2u)
*MODEL pmod .pmos(Vto=-1 lambda=0.02)
*MODEL nmod .nmos(Vto=1 lambda=0.02)
*TRAN . 0ns 600ns.
*PROBE
*END.
```

(A) 123_Amrita EXP-1(c) CMOS Two input NAND Gate DT-04112020.dat (active)



7) Precautions:

- The SPICE syntax should be proper.
- Value of pulse should be appropriate.
- Traces should be proper.

7) Conclusions: From the above exp we learnt to simulate NAND Gate using CMOS.