		1		4
11.	Describe register transfer language with an example.	8	Section-2	2


REGISTER TRANSFER LANGUAGE:

- The symbolic notation used to describe the micro-operation transfer among registers is called RTL (Register Transfer Language).
- The use of symbols instead of a narrative explanation provides an organized and concise manner for listing the micro-operation sequences in registers and the control functions that initiate them.
- A register transfer language is a system for expressing in symbolic form the microoperation sequences among the registers of a digital module.
- It is a convenient tool for describing the internal organization of digital computers in concise and precise manner.

Registers:

- Computer registers are designated by upper case letters (and optionally followed by digits or letters) to denote the function of the register.
- For example, the register that holds an address for the memory unit is usually called a memory address register and is designated by the name MAR.
- Other designations for registers are PC (for program counter), IR (for instruction register, and R1 (for processor register).
- The individual flip-flops in an n-bit register are numbered in sequence from 0 through n-1, starting from 0 in the rightmost position and increasing the numbers toward the left.
- Figure 4-1 shows the representation of registers in block diagram form.

Figure 4-1 Block diagram of register.



- The most common way to represent a register is by a rectangular box with the name of the register inside, as in Fig. 4-1(a).
- The individual bits can be distinguished as in (b).
- The numbering of bits in a 16-bit register can be marked on top of the box as shown in (c).
- 16-bit register is partitioned into two parts in (d). Bits 0 through 7 are assigned the symbol L (for low byte) and bits 8 through 15 are assigned the symbol H (for high byte).
- The name of the 16-bit register is PC. The symbol PC (0-7) or PC (L) refers to the low-order byte and PC (8-15) or PC (H) to the high-order byte.

Register Transfer:

- Information transfer from one register to another is designated in symbolic form by means of a replacement operator.
- The statement R2← R1 denotes a transfer of the content of register R1 into register R2.
- It designates a replacement of the content of R2 by the content of R1.

- By definition, the content of the source register R 1 does not change after the transfer.
- If we want the transfer to occur only under a predetermined control condition then it can be shown by an ifthen statement.


if (P=1) then $R2 \leftarrow R1$


- P is the control signal generated by a control section.
- We can separate the control variables from the register transfer operation by specifying a Control Function.
- Control function is a Boolean variable that is equal to 0 or 1.
- Control function is included in the statement as

P: R2← R1

- Control condition is terminated by a colon implies transfer operation be executed by the hardware only if P=1.
- Every statement written in a register transfer notation implies a hardware construction for implementing the transfer.
- Figure 4-2 shows the block diagram that depicts the transfer from R1 to R2.

Figure 4-2 Transfer from R1 to R2 when P = 1.





- The n outputs of register R1 are connected to the n inputs of register R2.
- The letter n will be used to indicate any number of bits for the register. It will be replaced by an actual number when the length of the register is known.
- Register R2 has a load input that is activated by the control variable P.
- It is assumed that the control variable is synchronized with the same clock as the one applied to the register.
- As shown in the timing diagram, P is activated in the control section by the rising edge of a clock pulse at time t.
- The next positive transition of the clock at time t + 1 finds the load input active and the data inputs of R2 are then loaded into the register in parallel.
- P may go back to 0 at time t+1; otherwise, the transfer will occur with every clock pulse transition while P remains active.
- Even though the control condition such as P becomes active just after time t, the actual transfer does not occur until the register is triggered by the next positive transition of the clock at time t +1.
- The basic symbols of the register transfer notation are listed in below table:

Symbol	Description	Examples
Letters(and numerals)	Denotes a register	MAR, R2
Parentheses ()	Denotes a part of a register	R2(0-7), R2(L)
Arrow <	Denotes transfer of information	R2 < R1
Comma ,	Separates two microoperations	R2 < R1, R1 < R2

- A comma is used to separate two or more operations that are executed at the same time.
- The statement denotes an operation that exchanges the contents of two registers during one common clock pulse provided that T=1.

 $T: R2 \leftarrow R1, R1 \leftarrow R2$ (exchange operation)


10	Design and explain a common bus system for four register	0	0	2
12.	using multiplexers.	8	Section-2	2

Common Bus System:

- A more efficient scheme for transferring information between registers in a multiple-register configuration is a Common Bus System.
- A common bus consists of a set of common lines, one for each bit of a register.
- Control signals determine which register is selected by the bus during each particular register transfer.
- Different ways of constructing a Common Bus System
 - Using Multiplexers
 - Using Tri-state Buffers

Common bus system is with multiplexers:

- The multiplexers select the source register whose binary information is then placed on the bus.
- The construction of a bus system for four registers is shown in below Figure



• The bus consists of four 4 x 1 multiplexers each having four data inputs, 0 through 3, and two selection inputs, S_1 and S_0 .

- For example, output 1 of register A is connected to input 0 of MUX 1 because this input is labelled A1.
- The diagram shows that the bits in the same significant position in each register are connected to the data inputs of one multiplexer to form one line of the bus.
- Thus MUX 0 multiplexes the four 0 bits of the registers, MUX 1 multiplexes the four 1 bits of the registers, and similarly for the other two bits.
- The two selection lines S_i and S_o are connected to the selection inputs of all four multiplexers.
- The selection lines choose the four bits of one register and transfer them into the four-line common bus.
- When S₁S₀ = 00, the 0 data inputs of all four multiplexers are selected and applied to the outputs that form the bus.
- This causes the bus lines to receive the content of register A since the outputs of this register are connected to the 0 data inputs of the multiplexers.
- Similarly, register B is selected if $S_1S_0 = 01$, and so on.
- Table below shows the register that is selected by the bus for each of the four possible binary value of the selection lines.

Sı	So	Register selected
0	0	Α
0	1	В
1	0	C
1	1	D

- In general a bus system has
 - o multiplex "k" Registers
 - o each register of "n" bits
 - o to produce "n-line bus"
 - o no. of multiplexers required = n
 - o size of each multiplexer = k x 1
- When the bus is includes in the statement, the register transfer is symbolized as follows:

BUS← C, R1← BUS

The content of register C is placed on the bus, and the content of the bus is loaded into register R1 by activating
its load control input. If the bus is known to exist in the system, it may be convenient just to show the direct
transfer.

R1← C

13.	Explain about Arithmetic micro operations. With suitable examples.	8	Section-2	2	
-----	--	---	-----------	---	--

Ans.

Arithmetic Micro-operations:

- The basic arithmetic micro-operations are
 - Addition
 - Subtraction
 - Increment
 - o Decrement
 - Shift
- The arithmetic Micro-operation defined by the statement below specifies the add microoperation.

R3 ← R1 + R2

- It states that the contents of R1 are added to contents of R2 and sum is transferred to R3.
- To implement this statement hardware requires 3 registers and digital component that performs addition.
- Subtraction is most often implemented through complementation and addition.
- The subtract operation is specified by the following statement

$R3 \leftarrow R1 + R2 + 1$

- Instead of minus operator, we can write as R2 is the symbol for the 1's complement of R2
- Adding 1 to 1's complement produces 2's complement

Adding the contents of R1 to the 2's complement of R2 is equivalent to R1-R2.

Binary Adder:

- Digital circuit that forms the arithmetic sum of 2 bits and the previous carry is called **FULL ADDER**.
- Digital circuit that generates the arithmetic sum of 2 binary numbers of any lengths is called BINARY ADDER.
- Figure 4-6 shows the interconnections of four full-adders (FA) to provide a 4-bit binary adder.




Figure 4-6 4-bit binary adder.

- The augends bits of A and the addend bits of B are designated by subscript numbers from right to left, with subscript 0 denoting the low-order bit.
- The carries are connected in a chain through the full-adders. The input carry to the binary adder is Co and the output carry is C₄. The S outputs of the full-adders generate the required sum bits.
- An n-bit binary adder requires n full-adders.

Binary Adder – Subtractor:

- The addition and subtraction operations can be combined into one common circuit by including an exclusive-OR gate with each full-adder.
- A 4-bit adder-subtractor circuit is shown in Fig. 4-7.




Figure 4-7 4-bit adder-subtractor-

- The mode input M controls the operation. When M = 0 the circuit is an adder and when M = 1 the circuit becomes a subtractor.
- Each exclusive-OR gate receives input M and one of the inputs of B
- When M = 0, we have B xor 0 = B. The full-adders receive the value of B, the input carry is 0, and the circuit performs A plus B. ➤ When M = 1, we have B xor 1 = B' and Co = 1.
- The B inputs are all complemented and a 1 is added through the input carry.
- The circuit performs the operation A plus the 2's complement of B.

Binary Incrementer:

- The increment microoperation adds one to a number in a register.
- For example, if a 4-bit register has a binary value 0110, it will go to 0111 after it is incremented.
- This can be accomplished by means of half-adders connected in cascade.
- The diagram of a 4-bit 'combinational circuit incrementer is shown in Fig. 4-8.





Figure 4-8 4-bit binary incrementer.

- One of the inputs to the least significant half-adder (HA) is connected to logic-1 and the other input is connected to the least significant bit of the number to be incremented.
- The output carry from one half-adder is connected to one of the inputs of the next-higher-order half-adder.
- The circuit receives the four bits from A0 through A3, adds one to it, and generates the incremented output in S0 through S3.
- The output carry C4 will be 1 only after incrementing binary 1111. This also causes outputs S0 through S3 to go to 0.
- The circuit of Fig. 4-8 can be extended to an n -bit binary incrementer by extending the diagram to include n half-adders.
- The least significant bit must have one input connected to logic-1. The other inputs receive the number to be incremented or the carry from the previous stage.

Arithmetic Circuit:

- The basic component of an arithmetic circuit is the parallel adder.
- By controlling the data inputs to the adder, it is possible to obtain different types of arithmetic operations.
- The diagram of a 4-bit arithmetic circuit is shown in Fig. 4-9. It has four full-adder circuits that constitute the 4-bit adder and four multiplexers for choosing different operations.



- There are two 4-bit inputs A and B and a 4-bit output D.
- The four inputs from A go directly to the X inputs of the binary adder.
- Each of the four inputs from B are connected to the data inputs of the multiplexers.
- The multiplexers data inputs also receive the complement of B.
- The other two data inputs are connected to logic-0 and logic-1.
- The four multiplexers are controlled by two selection inputs S₁ and S₀. The input carry C_{in}, goes to the carry input of the FA in the least significant position. The other carries are connected from one stage to the next.
- By controlling the value of Y with the two selection inputs S₁ and S₀ and making C_{in} equal to 0 or 1, it is possible to generate the eight arithmetic microoperations listed in Table 44.

TABLE 4-4 Arithmetic Circuit Function Table

	Select		Input	Output	
Sı	So	C_{in}	Input Y	$D = A + Y + C_{\rm in}$	Microoperation
0	0	0	В	D = A + B	Add
0	0	1	B	D = A + B + 1	Add with carry
0	1	0	\overline{B}	$D = A + \overline{B}$	Subtract with borrow
0	1	1	\overline{B}	$D = A + \overline{B} + 1$	Subtract
1	0	0	0	D = A	Transfer A
1	0	1	0	D = A + 1	Increment A
1	1	0	1	D = A - 1	Decrement A
1	1	1	1	D = A	Transfer A

Addition:

- When $S_1S_0=00$, the value of B is applied to the Y inputs of the adder.
 - If Cir, = 0, the output D = A+B.
 - o If Cin = 1, output D=A+B+1.
- Both cases perform the add microoperation with or without adding the input carry.

Subtraction:

- When $S_1S_0 = 01$, the complement of B is applied to the Y inputs of the adder.
 - o If $C_{in} = 1$, then D = A + B + 1. This produces A plus the 2's complement of B, which is equivalent to a subtraction of A -B.
 - \circ When $C_{in} = 0$ then D = A + B. This is equivalent to a subtract with borrow, that is, A-B-1.

Increment:

- When $S_1S_0 = 10$, the inputs from B are neglected, and instead, all 0's are inserted into the Y inputs. The output becomes D = A + 0 + C_{in} . This gives D = A when $C_{in} = 0$ and D = A + 1 when $C_{in} = 1$.
- In the first case we have a direct transfer from input A to output D. ➤ In the second case, the value of A is incremented by 1.

Decrement:

- When $S_1S_0=11$, all I's are inserted into the Y inputs of the adder to produce the decrement operation D = A -1 when $C_{in}=0$.
- This is because a number with all 1's is equal to the 2's complement of 1 (the 2's complement of binary 0001 is 1111). Adding a number A to the 2's complement of 1 produces F = A + 2's complement of 1 = A 1. When C_{in}=1, then D = A -1 + 1=A, which causes a direct transfer from input A to output D.

b) Explain about shift micro operations. (4 M)	14	a) Explain about logic micro operations. (4 M) b) Explain about shift micro operations. (4 M)	8	Section-2	2
--	----	---	---	-----------	---

a)

Ans.

Logic Micro-operations:

- Logic microoperations specify binary operations for strings of bits stored in registers.
- These operations consider each bit of the register separately and treat them as binary variables.
- For example, the exclusive-OR microoperation with the contents of two registers RI and R2 is symbolized by the statement.

P: $R1 \leftarrow R1 \oplus R2$

• It specifies a logic microoperation to be executed on the individual bits of the registers provided that the control variable P = 1.

List of Logic Microoperations:

- There are 16 different logic operations that can be performed with two binary variables.
- They can be determined from all possible truth tables obtained with two binary variables as shown in Table 4-5.

TABLE 4-5 Truth Tables for 16 Functions of Two Variables

x	у	F ₀	<i>F</i> ₁	F ₂	F ₃	F4	F ₅	F ₆	F ₇	F ₈	F ₉	F ₁₀	F_{11}	F ₁₂	F ₁₃	F ₁₄	F ₁₅
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1 1 0	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

- The 16 Boolean functions of two variables x and y are expressed in algebraic form in the first column of Table 4-
- The 16 logic microoperations are derived from these functions by replacing variable x by the binary content of register A and variable y by the binary content of register B.
- The logic micro-operations listed in the second column represent a relationship between the binary content of two registers A and B.


TABLE 4-6 Sixteen Logic Microoperations

Boolean function	Microoperation	Name
$F_0 = 0$	<i>F</i> ←0	Clear
$F_1 = xy$	$F \leftarrow A \land B$	AND
$F_2 = xy'$	$F \leftarrow A \wedge \overline{B}$	
$F_3 = x$	$F \leftarrow A$	Transfer A
$F_4 = x'y$	$F \leftarrow \overline{A} \wedge B$	
$F_5 = y$	$F \leftarrow B$	Transfer B
$F_6 = x \oplus y$	$F \leftarrow A \oplus B$	Exclusive-OR
$F_7 = x + y$	$F \leftarrow A \lor B$	OR
$F_8 = (x + y)'$	$F \leftarrow \overline{A \vee B}$	NOR
$F_9 = (x \oplus y)'$	$F \leftarrow \overline{A \oplus B}$	Exclusive-NOR
$F_{10}=y'$	$F \leftarrow \overline{B}$	Complement B
$F_{11}=x+y'$	$F \leftarrow A \vee \overline{B}$	
$F_{12}=x'$	$F \leftarrow \overline{A}$	Complement A
$F_{13}=x'+y$	$F \leftarrow \overline{A} \lor B$	
$F_{14}=(xy)'$	$F \leftarrow \overline{A \wedge B}$	NAND
$F_{15}=1$	$F \leftarrow \text{all 1's}$	Set to all 1's

Hardware Implementation:

- The hardware implementation of logic microoperations requires that logic gates be inserted for each bit or pair of bits in the registers to perform the required logic function.
- Although there are 16 logic microoperations, most computers use only four--AND, OR, XOR (exclusive-OR), and complement from which all others can be derived.
- Figure 4-10 shows one stage of a circuit that generates the four basic logic microoperations.
- It consists of four gates and a multiplexer. Each of the four logic operations is generated through a gate that performs the required logic.
- The outputs of the gates are applied to the data inputs of the multiplexer. The two selection inputs S1 and S0 choose one of the data inputs of the multiplexer and direct its value to the output.

Figure 4-10 One stage of logic circuit.



Some Applications:

- Logic micro-operations are very useful for manipulating individual bits or a portion of a word stored in a register.
- They can be used to change bit values, delete a group of bits or insert new bits values into a register.
- The following example shows how the bits of one register (designated by A) are manipulated by logic microoperations as a function of the bits of another register (designated by B).

o Selective set

The selective-set operation sets to 1 the bits in register A where there are corresponding I's in register B. It does not affect bit positions that have 0's in B. The following numerical example clarifies this operation:

• The OR microoperation can be used to selectively set bits of a register.

Selective complement

■ The selective-complement operation complements bitsin A where there are corresponding 1's in B. It does not affect bit positions that have 0's in B. For example:

1010 *A* before 1100 *B* (logic operand) 0110 *A* after

The exclusive-OR microoperation can be used to selectively complement bits of a register.

Selective clear

The selective-clear operation clears to 0 the bits in A only where there are corresponding I's in B. For example: 1010 A before $\frac{1100}{0010}$ B (logic operand) A after

The corresponding logic microoperation is

$$A \leftarrow A \wedge \overline{B}$$

o Mask

The mask operation is similar to the selective-clear operation except that the bits of A are cleared only where there are corresponding O's in B. The mask operation is an AND micro operation as seen from the following numerical example:

1010	A before
1100	B (logic operand)
$\overline{1000}$	A after masking

o <u>Insert</u>

- The insert operation inserts a new value into a group of bits. This is done by first masking the bits and then ORing them with the required value.
- For example, suppose that an A register contains eight bits, 0110 1010. To replace the four leftmost bits by the value 1001 we first mask the four unwanted bits:

0110 1010	A before
0000 1111	B (mask)
0000 1010	A after masking

and then insert the new value:

0000 1010	A before
1001 0000	B (insert)
1001 1010	A after insertion

 The mask operation is an AND microoperation and the insert operation is an OR microoperation.

o <u>Clear</u>

The clear operation compares the words in A and B and produces an all 0's result if the two numbers are equal. This operation is achieved by an exclusive-OR microoperation as shown by the following example:

1010	\boldsymbol{A}
1010	В
0000	$A \leftarrow A \oplus B$

b)

Ans.

Shift Microoperations:

- Shift microoperations are used for serial transfer of data.
- The contents of a register can be shifted to the left or the right.
- During a shift-left operation the serial input transfers a bit into the rightmost position.
- During a shift-right operation the serial input transfers a bit into the leftmost position.
- There are three types of shifts: logical, circular, and arithmetic.
- The symbolic notation for the shift microoperations is shown in Table 4-7.

TABLE 4-7 Shift Microoperations

Symbolic designation	Description
$R \leftarrow \text{shl } R$	Shift-left register R
$R \leftarrow \operatorname{shr} R$	Shift-right register R
$R \leftarrow \text{cil } R$	Circular shift-left register R
$R \leftarrow \operatorname{cir} R$	Circular shift-right register R
$R \leftarrow ashl R$	Arithmetic shift-left R
$R \leftarrow a s h r R$	Arithmetic shift-right R

Logical Shift:

- o A logical shift is one that transfers 0 through the serial input.
- o The symbols shl and shr for logical shift-left and shift-right microoperations.
- The microoperations that specify a 1-bit shift to the left of the content of register R and a 1-bit shift to the right of the content of register R shown in table 4.7.
- o The bit transferred to the end position through the serial input is assumed to be 0 during a logical shift.

Circular Shift:

- The circular shift (also known as a rotate operation) circulates the bits of the register around the two
 ends without loss of information. o This is accomplished by connecting the serial output of the shift
 register to its serial input.
- We will use the symbols cil and cir for the circular shift left and right, respectively.

Arithmetic Shift:

- An arithmetic shift is a microoperation that shifts a signed binary number to the left or right.
- o An arithmetic shift-left multiplies a signed binary number by 2.
- An arithmetic shift-right divides the number by 2.
- Arithmetic shifts must leave the sign bit unchanged because the sign of the number remains the same when it is multiplied or divided by 2.




Figure 4-11 Arithmetic shift right.

Hardware Implementation:

- A combinational circuit shifter can be constructed with multiplexers as shown in Fig. 4-12.
- The 4-bit shifter has four data inputs, A0 through A3, and four data outputs, H₀ through H₃.
- There are two serial inputs, one for shift left (IL) and the other for shift right (IR).
- When the selection input S=0 the input data are shifted right (down in the diagram).
- When S = 1, the input data are shifted left (up in the diagram).
- The function table in Fig. 4-12 shows which input goes to each output after the shift.
- A shifter with n data inputs and outputs requires n multiplexers.
- The two serial inputs can be controlled by another multiplexer to provide the three possible types of shifts.




Figure 4-12 4-bit combinational circuit shifter.

-			I.		
	15.	Explain about Arithmetic logic shift unit.	8	Section-2	2

Arithmetic Logic Shift Unit:

- Instead of having individual registers performing the microoperations directly, computer systems employ a number of storage registers connected to a common operational unit called an arithmetic logic unit, abbreviated ALU.
- The ALU is a combinational circuit so that the entire register transfer operation from the source registers through the ALU and into the destination register can be performed during one clock pulse period.
- The shift microoperations are often performed in a separate unit, but sometimes the shift unit is made part of the overall ALU.
- The arithmetic, logic, and shift circuits introduced in previous sections can be combined into one ALU with common selection variables. One stage of an arithmetic logic shift unit is shown in Fig. 4- 13.
- Particular microoperation is selected with inputs S₁ and S₀. A 4 x 1 multiplexer at the output chooses between an arithmetic output in D_i and a logic output in E_i.
- The data in the multiplexer are selected with inputs S_3 and S_2 . The other two data inputs to the multiplexer receive inputs A_{i-1} for the shift-right operation and A_{i+1} for the shift-left operation.
- The circuit whose one stage is specified in Fig. 4-13 provides eight arithmetic operation, four logic operations, and two shift operations.
- Each operation is selected with the five variables S₃, S₂, S₁, S₀ and C_{in}.
- The input carry C_{in} is used for selecting an arithmetic operation only.




Figure 4-13 One stage of arithmetic logic shift unit.

- Table 4-8 lists the 14 operations of the ALU. The first eight are arithmetic operations and are selected with $S_3S_2=00$.
- The next four are logic and are selected with $S_3S_2 = 01$.
- The input carry has no effect during the logic operations and is marked with don't-care x's.
- The last two operations are shift operations and are selected with $S_3S_2 = 10$ and 11.
- The other three selection inputs have no effect on the shift.

TABLE 4-8 Function Table for Arithmetic Logic Shift Unit

	Ope	ration	select			
S ₃	S2	Sı	So	Cin	Operation	Function
0	0	0	0	0	F = A	Transfer A
0	0	0	0	1	F = A + 1	Increment A
0	0	0	1	0	F = A + B	Addition
0	0	0	1	1	F = A + B + 1	Add with carry
0	0	1	0	0	$F = A + \overline{B}$	Subtract with borrow
0	0	1	0	1	$F = A + \overline{B} + 1$	Subtraction
0	0	1	1	0	F = A - 1	Decrement A
0	0	1	1	1	F = A	Transfer A
0	1	0	0	×	$F = A \wedge B$	AND
0	1	0	1	×	$F = A \vee B$	OR
0	1	1	0	×	$F = A \oplus B$	XOR
0	1	1	1	×	$F = \overline{A}$	Complement A
1	0	×	×	×	$F = \operatorname{shr} A$	Shift right A into F
1	1	×	×	×	$F = \operatorname{shl} A$	Shift left A into F

16	Sketch and explain the binary adder and subtractor with an	Q	Section 2	2
16.	example.	0	Section-2	2

Binary Adder:

- Digital circuit that forms the arithmetic sum of 2 bits and the previous carry is called **FULL ADDER**.
- Digital circuit that generates the arithmetic sum of 2 binary numbers of any lengths is called BINARY ADDER.
- Figure 4-6 shows the interconnections of four full-adders (FA) to provide a 4-bit binary adder.




Figure 4-6 4-bit binary adder.

- The augends bits of A and the addend bits of B are designated by subscript numbers from right to left, with subscript 0 denoting the low-order bit.
- The carries are connected in a chain through the full-adders. The input carry to the binary adder is Co and the output carry is C₄. The S outputs of the full-adders generate the required sum bits.
- An n-bit binary adder requires n full-adders.

Binary Adder – Subtractor:

- The addition and subtraction operations can be combined into one common circuit by including an exclusive-OR gate with each full-adder.
- A 4-bit adder-subtractor circuit is shown in Fig. 4-7.




Figure 4-7 4-bit adder-subtractor-

- The mode input M controls the operation. When M = 0 the circuit is an adder and when M = 1 the circuit becomes a subtractor.
- Each exclusive-OR gate receives input M and one of the inputs of B
- When M = 0, we have B xor 0 = B. The full-adders receive the value of B, the input carry is 0, and the circuit performs A plus B. \rightarrow When M = 1, we have B xor 1 = B' and Co = 1.
- The B inputs are all complemented and a 1 is added through the input carry.
- The circuit performs the operation A plus the 2's complement of B.

17.	Design a 4-bit combinational incrementer circuit using four half adders.	8	Section-2	2	
-----	--	---	-----------	---	--

Binary Incrementer:

- The increment microoperation adds one to a number in a register.
- For example, if a 4-bit register has a binary value 0110, it will go to 0111 after it is incremented.
- This can be accomplished by means of half-adders connected in cascade.
- The diagram of a 4-bit 'combinational circuit incrementer is shown in Fig. 4-8.




Figure 4-8 4-bit binary incrementer.

- One of the inputs to the least significant half-adder (HA) is connected to logic-1 and the other input is connected to the least significant bit of the number to be incremented.
- The output carry from one half-adder is connected to one of the inputs of the next-higher-order half-adder.
- The circuit receives the four bits from A0 through A3, adds one to it, and generates the incremented output in S0 through S3.
- The output carry C4 will be 1 only after incrementing binary 1111. This also causes outputs S0 through S3 to go to 0.
- The circuit of Fig. 4-8 can be extended to an n -bit binary incrementer by extending the diagram to include n half-adders.

The least significant bit must have one input connected to logic-1. The other inputs receive the number to be incremented or the carry from the previous stage.


18.	Design and explain the concept of tri-state buffer in a common bus system.	8	Section-2	2

Ans.

Three-State Bus Buffers:

- A bus system can be constructed with three-state gates instead of multiplexers.
- A three-state gate is a digital circuit that exhibits three states.
- Two of the states are signals equivalent to logic 1 and 0 as in a conventional gate.
- The third state is a high-impedance state.
- The high-impedance state behaves like an open circuit, which means that the output is disconnected and does not have logic significance.
- Because of this feature, a large number of three-state gate outputs can be connected with wires to form a common bus line without endangering loading effects.
- The graphic symbol of a three-state buffer gate is shown in Fig. 4-4.

Figure 4-4 Graphic symbols for three-state buffer.



- It is distinguished from a normal buffer by having both a normal input and a control input.
- The control input determines the output state. When the control input is equal to 1, the output is enabled and the gate behaves like any conventional buffer, with the output equal to the normal input.
- When the control input is 0, the output is disabled and the gate goes to a high-impedance state, regardless of the value in the normal input.
- The construction of a bus system with three-state buffers is shown in Fig. 4




Figure 4-5 Bus line with three state-buffers.

- The outputs of four buffers are connected together to form a single bus line.
- The control inputs to the buffers determine which of the four normal inputs will communicate with the bus line.

- No more than one buffer may be in the active state at any given time. The connected buffers must be controlled so that only one three-state buffer has access to the bus line while all other buffers are maintained in a high impedance state.
- One way to ensure that no more than one control input is active at any given time is to use a decoder, as shown in the diagram.
- When the enable input of the decoder is 0, all of its four outputs are 0, and the bus line is in a high-impedance state because all four buffers are disabled.
- When the enable input is active, one of the three-state buffers will be active, depending on the binary value in the select inputs of the decoder.

	Explain the following application of Logic Microopeartions with			
19.	an example. $(4*2 = 8M)$	8	Section-2	2
	a) Selective-Set b)Selective-Complement c) Mask d) Clear			

Logic Micro-operations:

- Logic microoperations specify binary operations for strings of bits stored in registers.
- These operations consider each bit of the register separately and treat them as binary variables.
- For example, the exclusive-OR microoperation with the contents of two registers RI and R2 is symbolized by the statement.

$$P: R1 \leftarrow R1 \oplus R2$$

- It specifies a logic microoperation to be executed on the individual bits of the registers provided that the control variable P = 1.
- Applications:
 - o Selective set
 - The selective-set operation sets to 1 the bits in register A where there are corresponding I's in register B. It does not affect bit positions that have 0's in B. The following numerical example clarifies this operation:

1010 *A* before 1100 *B* (logic operand) 1110 *A* after

• The OR microoperation can be used to selectively set bits of a register.

Selective complement

• The selective-complement operation complements bitsin A where there are corresponding 1's in B. It does not affect bit positions that have 0's in B. For example:

1010 *A* before 1100 *B* (logic operand) 0110 *A* after

• The exclusive-OR microoperation can be used to selectively complement bits of a register.

Selective clear

The selective-clear operation clears to 0 the bits in A only where there are corresponding I's in B. For example:

> 1010 *A* before 1100 *B* (logic operand) 0010 *A* after

The corresponding logic microoperation is

 $A \leftarrow A \wedge \bar{B}$

o <u>M</u>ask

The mask operation is similar to the selective-clear operation except that the bits of A are cleared only where there are corresponding O's in B. The mask operation is an AND micro operation as seen from the following numerical example:

1010	A before
1100	B (logic operand)
1000	A after masking

Insert

• The insert operation inserts a new value into a group of bits. This is done by first masking the bits and then ORing them with the required value.

• For example, suppose that an A register contains eight bits, 0110 1010. To replace the four leftmost bits by the value 1001 we first mask the four unwanted bits:

and then insert the new value:

The mask operation is an AND microoperation and the insert operation is an OR microoperation.

o Clear

• The clear operation compares the words in A and B and produces an all 0's result if the two numbers are equal. This operation is achieved by an exclusive-OR microoperation as shown by the following example:


 $\begin{array}{ccc}
1010 & A \\
\underline{1010} & B \\
0000 & A \leftarrow A \oplus B
\end{array}$

L			•		2	1	1	1	J
	20.	Sketch and explain the 4-bit ari	thmetic	c circuit.		8	Section-2	2	

Ans.

Arithmetic Circuit:

- The basic component of an arithmetic circuit is the parallel adder.
- By controlling the data inputs to the adder, it is possible to obtain different types of arithmetic operations.
- The diagram of a 4-bit arithmetic circuit is shown in Fig. 4-9. It has four full-adder circuits that constitute the 4-bit adder and four multiplexers for choosing different operations.
- There are two 4-bit inputs A and B and a 4-bit output D.
- The four inputs from A go directly to the X inputs of the binary adder.
- Each of the four inputs from B are connected to the data inputs of the multiplexers.
- The multiplexers data inputs also receive the complement of B.
- The other two data inputs are connected to logic-0 and logic-1.
- The four multiplexers are controlled by two selection inputs S₁ and S₀. The input carry C_{in}, goes to the carry input of the FA in the least significant position. The other carries are connected from one stage to the next.



By controlling the value of Y with the two selection inputs S_1 and S_0 and making C_{in} equal to 0 or 1, it is possible to generate the eight arithmetic microoperations listed in Table 44.

TABLE 4-4 Arithmetic Circuit Function Table

	Select	1	Input	Output	
S_1	S ₀	C_{in}	Y	$D = A + Y + C_{\rm in}$	Microoperation
0	0	0	В	D = A + B	Add
0	0	1	B	D=A+B+1	Add with carry
0	1	0	\overline{B}	$D = A + \overline{B}$	Subtract with borrow
0	1	1	\overline{B}	$D = A + \overline{B} + 1$	Subtract
1	0	0	0	D = A	Transfer A
1	0	1	0	D = A + 1	Increment A
1	1	0	1	D = A - 1	Decrement A
1	1	1	1	D = A	Transfer A

Addition:

- When $S_1S_0=00$, the value of B is applied to the Y inputs of the adder.
 - If Cir, = 0, the output D =A+B.
 - o If Cin = 1, output D=A+B+1.
- Both cases perform the add microoperation with or without adding the input carry.

Subtraction:

- When $S_1S_0 = 01$, the complement of B is applied to the Y inputs of the adder.
 - o If $C_{in} = 1$, then D = A + B + 1. This produces A plus the 2's complement of B, which is equivalent to a subtraction of A -B.
 - \circ When $C_{in} = 0$ then D = A + B. This is equivalent to a subtract with borrow, that is, A-B-1.

Increment:

- When $S_1S_0 = 10$, the inputs from B are neglected, and instead, all 0's are inserted into the Y inputs. The output becomes $D = A + 0 + C_{in}$. This gives D = A when $C_{in} = 0$ and D = A + 1 when $C_{in} = 1$.
- In the first case we have a direct transfer from input A to output D. ➤ In the second case, the value of A is incremented by 1.

Decrement:

- When $S_1S_0=11$, all I's are inserted into the Y inputs of the adder to produce the decrement operation D = A -1 when $C_{in}=0$.
- This is because a number with all 1's is equal to the 2's complement of 1 (the 2's complement of binary 0001 is 1111). Adding a number A to the 2's complement of 1 produces F = A + 2's complement of 1 = A 1. When C_{in}=1, then D = A -1 + 1=A, which causes a direct transfer from input A to output D.