


FET Biasing Methods

48

Gate Bias Method


Since $I_G = 0$

$$V_{GS} = -V_{GG}$$



49

DC Load Line



$$V_{DS} + I_D \cdot R_L = V_{DD}$$

$$I_D \cdot R_L = -V_{DS} + V_{DD}$$

$$I_D = -\left(\frac{1}{R_L}\right)V_{DS} + \frac{V_{DD}}{R_L}$$

50

For locating the Q point at the center

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$\frac{V_{GS}}{V_P} = 1 - \sqrt{\frac{I_D}{I_{DSS}}}$$

$$\frac{I_D}{I_{DSS}} = \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$\frac{V_{GS}}{V_P} = 1 - \sqrt{0.5} = 0.2929$$


$$\sqrt{\frac{I_D}{I_{DSS}}} = 1 - \frac{V_{GS}}{V_P}$$

$$\frac{V_P}{V_{GS}} \approx 3.41$$

Choose $V_{GS} \approx \frac{V_P}{3.4}$

51

Self-Bias Method



52

negative feedback is here === when drain current increased V_{GS} become more negative ---> drain current decreases

Calculating the value of Source Resistance

$$I_D \cdot R_S + V_{GS} - V_G = 0$$

$$I_D \cdot R_S + V_{GS} = 0$$

$$V_{GS} = -I_D \cdot R_S$$


$$R_S = - \left[\frac{V_{GS}}{I_D} \right] = - \left[\frac{V_{GSQ}}{I_{DQ}} \right]$$

53

Tutorial Question

$$R_S = - \left[\frac{V_{GS,Q}}{I_{D,Q}} \right]$$

$$R_S = - \left[\frac{-5V}{6.25 \text{ mA}} \right] = 800 \, \Omega$$



Find bias resistance for this operating point?

54

Tutorial Question

Determine the value of R_S required to self-bias a p-channel JFET at a V_{GS} of 5V. This JFET has an I_{DSS} of 25mA and a pinch-off voltage of 15V.

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$= 25 \cdot \left(1 - \frac{5}{15} \right)^2$$

$$= 25 \cdot (1 - 0.3333)^2$$

$$= 11.1 \text{ mA}$$


$$R_S = \left| \frac{V_{GS,Q}}{I_{D,Q}} \right|$$

$$= \left| \frac{5V}{11.1 \text{ mA}} \right|$$

$$= 450 \, \Omega$$

55

DC Load Line



$$I_D R_S + V_{DS} + I_D R_L = V_{DD}$$


$$I_D (R_S + R_L) = -V_{DS} + V_{DD}$$

$$I_D = - \underbrace{\left[\frac{1}{R_S + R_L} \right]}_{\mathbf{m}} V_{DS} + \underbrace{\frac{V_{DD}}{R_S + R_L}}_{\mathbf{C}}$$

Y = **m** **X** + **C**

56

DC Load Line is Kirchoff's Law



Tutorial Question

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 = 24 \left(1 - \frac{V_{GS}}{-2} \right)^2$$

$$V_{GS} = -(0.68 I_D) \text{ Volts}$$


$$I_D = 24 \left(1 - \frac{(0.68 I_D)}{2} \right)^2$$

$$I_{DQ} = 2.09 \text{ mA}$$


$$I_D(R_S + R_L) + V_{DS} = V_{DD}$$

$$2.88 I_D + V_{DS} = 9$$

$$V_{DSQ} = 2.98 \text{ V}$$



Finding Quiescent Point using DC Load Line




AC Analysis : Action during the negative half cycle


When the input signal voltage (V_{GS}) goes more negative:

Drain current (I_D) is reduced
Voltage across the drain resistor drops.

The drain voltage (V_{DS}) goes more positive.



AC Analysis : Action during positive half cycle



When the signal voltage (V_{GS}) goes less negative (more positive) :

Drain current (I_D) is increased


Voltage across the drain resistor is more.

The drain voltage (V_{DS}) goes less positive.

In both cases the drain voltage does the opposite of the gate voltage.


62

Graphical Illustration of the full cycle



63

Calculations




$$A_v = \frac{V_{o,(pk-pk)}}{V_{i,(pk-pk)}}$$

$$A_i = \frac{I_{o,(pk-pk)}}{I_{i,(pk-pk)}}$$

$$G = \frac{P_o}{P_i} = |A_v| \cdot |A_i|$$

64


Q-point on Mutual Characteristics



$$I_D \cdot R_S + V_{GS} - V_G = 0$$


$$I_D \cdot R_S + V_{GS} = 0$$

$$I_D = -\frac{1}{R_S} \cdot V_{GS}$$



65


Graphical Illustration on Mutual Characteristics



66



if too much drive \rightarrow amplification become non linear \rightarrow calculated gain not be correct

Ex. Mark DC Voltages and Currents at each point on the circuit




67

Use of a Source Bypass Capacitor




Use of a Source Bypass Capacitor



- Coupling and Bypass capacitors can be considered as short-circuits for ac signals
- Draw an AC equivalent circuit
- Then use KVL on the ac equivalent circuit (only for AC signals)
- Find the new gradient (for AC operation)

69

Use of a Source Bypass Capacitor



70

AC Load Line and Gain Calculations....


- Coupling and Bypass capacitors can be considered as S/C connections for ac signals
- Draw an ac equivalent circuit
- Using KVL for ac signals find the new gradient of the load line

$$i_d = -\left[\frac{1}{R_L}\right] v_{ds}$$


- Draw ac load line with that gradient to go through the Q point.
- Then use ac load line for gain calculations

71

Drawing the ac load line



Graphical Illustration of the full cycle



A Design Example

- Requirement: To build a JFET preamplifier for a musical instrument.
 - Given : Drain Resistance = $2.2 \text{ k}\Omega$
 - The parameters you need to design are:
 - DC Bias (V_{cc})
 - Quiescent channel current
 - Quiescent Gate voltage
 - Cut off frequency of the preamplifier
 - Coupling capacitors
- typical guitar coil = 100-200 mV
 typical guitar wire(line transmission)
 = 1 - 2 V
 pre amplifier power gain
 20 -30 dB
 9V power source
 input typical impedance = 10k Ω

74

Design Choices

- 1) JFET selection : Use J113 general purpose FET
 - V_{DS} (maximum) = 35V
 - $V_{GS, (off)} = -2 \text{ V}$
 - $I_{DSS} = 8.34 \text{ mA}$
 - Max Power Dissipation = 625 mW
 - Drain to Source Resistance = 100Ω
- 2) Supply Voltage Selection :
 - Choose 9v as V_{cc}
 - Most musical instrument circuits run on 9V
- 3) Gate-Source Voltage : Let us choose $V_{GS,Q} = 0.8 \text{ V}$

75

J113 JFET

Electrical Characteristics

Values are at T_A = 25°C unless otherwise noted.


Symbol	Parameter	Conditions	Min.	Max.	Unit	
Off Characteristics						
V _{(BR)GSS}	Gate-Source Breakdown Voltage	I _G = -1.0 μA, V _{DS} = 0	-35		V	
I _{GSS}	Gate Reverse Current	V _{GS} = -15 V, V _{DS} = 0		-1.0	nA	
V _{GS(off)}	Gate-Source Cut-Off Voltage	V _{DS} = 15 V, I _D = 1.0 μA	111	-3.0	-10.0	V
			112	-1.0	-5.0	
			113	-0.5	-3.0	
I _{D(off)}	Drain Cutoff Leakage Current	V _{DS} = 5.0 V, V _{GS} = -10 V		1.0	nA	
On Characteristics						
I _{DSS}	Zero-Gate Voltage Drain Current ⁽⁵⁾	V _{DS} = 15 V, V _{GS} = 0	111	20		mA
			112	5.0		
			113	2.0		
r _{DS(on)}	Drain-Source On Resistance	V _{DS} ≤ 0.1 V, V _{GS} = 0	111		30	Ω
			112		50	
			113		100	
Small Signal Characteristics						
C _{dg(on)} C _{sg(on)}	Drain-Gate &Source-Gate On Capacitance	V _{DS} = 0, V _{GS} = 0, f = 1.0 MHz		28	pF	
C _{dg(off)}	Drain-Gate Off Capacitance	V _{DS} = 0, V _{GS} = -10 V, f = 1.0 MHz		5.0	pF	
C _{sg(off)}	Source-Gate Off Capacitance	V _{DS} = 0, V _{GS} = -10 V, f = 1.0 MHz		5.0	pF	

Note:

5. Pulse test: pulse width ≤ 300 μs, duty cycle ≤ 2%.

76

J113 JFET



77

Design (cont.) : Operating Point

Chosen $V_{GS} = -0.8 \text{ V}$

$$R_S = \left| \frac{0.8 \text{ V}}{3 \text{ mA}} \right| = 267 \text{ k}\Omega$$


$$I_D = 8.34 \left(1 - \frac{0.8}{2} \right)^2 = 3 \text{ mA}$$

$$V_S = I_D R_S = 3 \times 267 = 0.8 \text{ V}$$

$$V_L = I_D R_D = 3 \times 2200 = 6.6 \text{ V}$$


$$V_D = 9 - 6.6 = 2.4 \text{ V}$$

$$V_{DS} = 2.4 - 0.8 = 1.6 \text{ V}$$



78

Design (cont.) : Operating Point




Design (Cont.) : Input Interface with Source

- Input Impedance
 - Too low : Loading on the source i.e Guitar pickup.
 - Too high : Circuit will be noisier due to the thermal noise of the resistor
 - 100 k Ω to 1 M Ω is OK.
 - Let us use a value of 100 k Ω for R_G

$$\tau = R_G \cdot C_C$$

$$f_c = \frac{1}{2 \cdot \pi \cdot \tau}$$

$$f_c = \frac{1}{2 \cdot \pi \cdot R_G \cdot C_C}$$


80

Design (Cont.) : Input Interface with Source

Assuming standard guitar;

We can choose the lower cutoff frequency as 82.4Hz

$$f_c = \frac{1}{2 \cdot \pi \cdot R_G \cdot C_C} = 82.4\text{Hz (assuming standard guitar)}$$

$$C_C = \frac{1}{2 \cdot \pi \cdot R_G \cdot f_c} = \frac{1}{2 \cdot \pi \cdot (100,000) \cdot (82.4)} = 19.1 \text{ nF}$$

$$C_C > 19.1 \text{ nF}$$


Any higher value is OK. Therefore, we can choose a typical μF value.

81

Design (Cont.) : Input Interface with Source

When $C_C = 19.1 \text{ nF}$; $f_c = \frac{1}{2 \cdot \pi \cdot R_G \cdot C_C} = 82.4 \text{ Hz}$

Use the command; `.ac dec 10 0.1 2000`




However, $X_c = \frac{1}{2 \cdot \pi \cdot f \cdot C_C} = \frac{1}{2 \cdot \pi \cdot (82.4) \cdot (19.1)} \approx 100 \text{ k}\Omega$! (*too much*)

For C_C any higher value is OK. Therefore, we can choose a typical μF value.

82

Design (Cont.) : Input Interface with Source

Let us use $C_C = 2.2 \mu\text{F}$




$$X_c = \frac{1}{2 \cdot \pi \cdot f \cdot C_C}$$

$$X_c = \frac{1}{2 \cdot \pi \cdot (82.4) \cdot (2.2)} \text{ M}\Omega$$

$$X_c = 878 \Omega$$

$$f_c = \frac{1}{2 \cdot \pi \cdot R_G \cdot C_C}$$

$$f_c = \frac{1}{2 \cdot \pi \cdot (100) \cdot (2.2)} \text{ kHz} = 0.7 \text{ Hz}$$



83

Design (Cont.) : Output Interface with Load


- Input impedance of the next stage?
 - Let us assume a standard and quite low value, such as 10kΩ.
 - Always make sure this is larger than R_D .

$$C_C = \frac{1}{2 \cdot \pi \cdot R_L \cdot f_c} = \frac{1}{2 \cdot \pi \cdot (10,000) \cdot (82.4)} = 194 \text{ nF}$$

$$C > 194 \text{ nF}$$

- Any higher value is OK. Therefore, we can choose a typical μF value.
- E.g. 1 μF coupling capacitor can give us a lower cut off frequency of 7 Hz.


84




$$A_v = -\frac{V_{o,(pk-pk)}}{V_{i,(pk-pk)}} = -\frac{100mV}{20mV} = -5$$

$$A_i = \frac{I_{o,(pk-pk)}}{I_{i,(pk-pk)}} = -\frac{10\mu A}{200nA} = 50$$

$$G = \frac{P_o}{P_i} = |A_v| \cdot |A_i| = 5 \times 50 = 250$$




Potential Divider Biasing Method



87


Potential Divider Bias



88


Potential Divider Bias Example

$$I_D = \frac{V_{DD} - V_D}{R_D} = \frac{12 \text{ V} - 7 \text{ V}}{3.3 \text{ k}\Omega} = \frac{5 \text{ V}}{3.3 \text{ k}\Omega} = 1.52 \text{ mA}$$




89


DC Load Line... on Static Mutual Characteristics




90

DC Load Line... on Static Output Characteristics






Use of Bypass Capacitors



AC Equivalent Circuit




$$v_{ds} + i_d R_D = 0$$

$$i_d = \left(\frac{-1}{R_D} \right) v_{ds}$$

Gradient

94



AC Load Line and Gain Calculations....

- Coupling and Bypass capacitors can be considered as S/C connections for ac signals
- Draw an ac equivalent circuit
- Using KVL for ac signals find the new gradient of the load line
- Draw ac load line with that gradient to go through the Q point.
- Then use ac load line for gain calculations

96



.