

Field-Effect Transistor (FET) Amplifier



Presented by Kithsiri Samarasinghe
Department of Electronic & Telecommunication Engineering

Introduction to FET – Key Points

The concept : Julius Edgar Lilienfeld, 1925

Theoretical development : William Shockley, 1952

Working model : George Dacey and Ian Ross, 1953


Three-terminal solid-state device.

More compact and less power than a BJT

More downsizing and miniaturizing.


Voltage control concept

Recap: Current Control Concept of BJT




3

Another Concept




4


Concept Development



Concept Development




Concept Development



7

Concept Developed as a Solid-State Semiconductor Device



- Channel is an uninterrupted block of semiconductor.
- No P-N junction to go through.
 - Channel current is flowing between Drain and Source.
- N-channel and P-channel types.
- Channel current is controlled by the gate.

8

Two Main Types of FETs

Junction Gate
FET

- JUGFET / JFET

Insulated Gate
FET or Metal
Oxide
Semiconductor
FET

- IGFET / MOSFET

9


Gate Implementation

JFET has a reverse biased p-n junction at the gate for controlling.

IGFET has a small capacitance at the gate for controlling.


10

Further Classification




11

N-channel JFET



12

N~channel JFET



Channel is an N type S/C layer.


An electron current.

Gate arrow points towards the N-channel.

Gate terminal arrow differentiate between P-Channel and N-Channel FETs.

13

P~channel JFET




14

Channel Resistance

- Measured between the Drain and Source terminals
- Relatively low (a few hundred ohms at most) when the gate-bias voltage is zero.
- Resistance from source to drain is same value as from drain to source.

15


Internal Operation



Transistor Action


- When the reverse bias of p-n junction is increased,
 - Depletion layer widens,
 - Electric field repels electrons,
 - Effective channel width is reduced
 - Channel current is reduced.

..and vice versa.




17

External Voltages & Currents



18

External Voltages & Currents



19

Operating Modes

Switching


- Cut-off
- Saturation

Amplifying

- Active

20

Switching Mode




21

‘Normally~ON’ Device

- JFETs are normally-on devices.
- A reverse-biasing voltage between G & S expands Depletion layer
- **Pinching-off** the channel between source and drain


22

Lamp is OFF



23

Lamp Does Not Light~UP !



24


no way to flow out for stored charges in depletion layer

Stored Charge

- * Stored charge built up across the junction's natural capacitance when the controlling voltage is removed.
- * Attach a "bleed-off" resistor between gate and source to discharge
- * Otherwise, JFET remains cutoff

25

Method of Removing Stored Charge



26


But when switch is on current flow through resistor R dissipated more power that s drawback

to less the power deceptation R should be high but discharge fast R should be less . so there is a delima

FET Characteristics

27

Three Variables




28

Static Mutual Characteristics

- Mutual = Between input & output
- Controlled Variable = Drain current (I_D)
- Controlling variable = Gate Voltage (V_{GS})
- Plot of Controlled Vs. Controlling


29

N channel JFET: Negative voltage on Gate



30

Static Mutual Characteristics



31

Mathematical Model

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

Non-Linear Behavior : Square Law

32

Mutual Conductance

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}}$$


Corresponding change in the Drain current

Mutual Conductance (Transconductance)

Change in Gate Voltage


33

Calculating the Mutual Conductance...




34

Static Output (Drain) Characteristics



35

Static Output (Drain) Characteristics




36

Compare with BJT


<i>JFET</i>		<i>BJT</i>
$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$	\Leftrightarrow	$I_C = \beta I_B$
$I_D = I_S$	\Leftrightarrow	$I_C \cong I_E$
$I_G \cong 0 \text{ A}$	\Leftrightarrow	$V_{BE} \cong 0.7 \text{ V}$

37

Static Output (Drain) Characteristics




38



A General Purpose JFET – 2N5457

2N5457
thru
2N5459

Case 29-04, Style 5
TO-92 (TO-226AA)



Maximum Ratings

Rating	Symbol	Value	Unit
Drain-Source voltage	V_{DS}	25	V dc
Drain-Gate voltage	V_{DG}	25	V dc
Reverse gate-source voltage	V_{GSR}	-25	V dc
Gate current	I_G	10	mA dc
Total device dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	310 2.82	mW mW/ $^\circ\text{C}$
Junction temperature	T_J	125	$^\circ\text{C}$
Storage channel temperature range	T_{mg}	-65 to +150	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

SYMBOL	PARAMETER	MIN	MAX	UNITS	TEST CONDITIONS
BV_{GS}	Gate-Source Breakdown Voltage	-25		V	$I_G = -10\mu\text{A}$, $V_{DS} = 0$
I_{GSS}	Gate Reverse Current		-1.0	nA	$V_{GS} = -15\text{V}$, $V_{DS} = 0$
			-200		$V_{GS} = -15\text{V}$, $V_{DS} = 0$, $T_A = 100^\circ\text{C}$
$V_{GS(off)}$	Gate-Source Cutoff Voltage	2N5457	-0.5	V	$V_{DS} = 15\text{V}$, $I_D = 10\text{nA}$
		2N5458	-1.0		
		2N5459	-2.0		
V_{GS}	Gate-Source Voltage	2N5457	2.5	V	$V_{DS} = 15\text{V}$, $I_D = 100\mu\text{A}$, Typical $V_{DS} = 15\text{V}$, $I_D = 200\mu\text{A}$, Typical $V_{DS} = 15\text{V}$, $I_D = 400\mu\text{A}$, Typical $V_{DS} = 15\text{V}$, $V_{GS} = 0$
		2N5458	3.5		
		2N5459	4.5		
I_{DSS}	Zero-Gate-Voltage Drain Current (Note 1)	2N5457	1.0	mA	$V_{DS} = 15\text{V}$, $V_{GS} = 0$
		2N5458	2.0		
		2N5459	4.0		
$ y_{fs} $	Forward Transfer Admittance	2N5457	1000	μS	$V_{DS} = 15\text{V}$, $V_{GS} = 0$, $f = 1\text{kHz}$
		2N5458	1500		
		2N5459	2000		
$ y_{os} $	Output Admittance		50	μS	$V_{DS} = 15\text{V}$, $V_{GS} = 0$, $f = 1\text{kHz}$
C_{iss}	Input Capacitance (Note 2)		7.0	pF	$V_{DS} = 15\text{V}$, $V_{GS} = 0$, $f = 1\text{MHz}$
C_{rss}	Reverse Transfer Capacitance (Note 2)		3.0	pF	$V_{DS} = 15\text{V}$, $V_{GS} = 0$, $f = 1\text{MHz}$
NF	Noise Figure (Note 2)		3.0	dB	$V_{DS} = 15\text{V}$, $V_{GS} = 0$, $R_G = 1\text{MHz}$, $BW = 1\text{Hz}$, $f = 1\text{kHz}$

NOTES: 1. Pulse test required. $PW \leq 630\text{ms}$, duty cycle $\leq 10\%$.
2. For design reference only, not 100% tested.

41

J309, J310

Preferred Device


JFET VHF/UHF Amplifiers**N-Channel — Depletion****Features**

- Pb-Free Packages are Available*

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	25	Vdc
Gate-Source Voltage	V_{GS}	25	Vdc
Forward Gate Current	I_{GF}	10	mA dc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $= 25^\circ\text{C}$	P_D	350 2.8	mW mW/ $^\circ\text{C}$
Junction Temperature Range	T_J	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

**ON Semiconductor®**<http://onsemi.com>

TO-92
CASE 29-11
STYLE 5


42


J309 JFET Data

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Gate-Source Breakdown Voltage ($I_G = -1.0 \mu\text{Adc}$, $V_{DS} = 0$)	$V_{(BR)GSS}$	-25	-	-	Vdc
Gate Reverse Current ($V_{GS} = -15 \text{ Vdc}$, $V_{DS} = 0$, $T_A = 25^\circ\text{C}$) ($V_{GS} = -15 \text{ Vdc}$, $V_{DS} = 0$, $T_A = +125^\circ\text{C}$)	I_{GSS}	-	-	-1.0 -1.0	nAdc μAdc
Gate-Source Cutoff Voltage ($V_{DS} = 10 \text{ Vdc}$, $I_D = 1.0 \text{ nAdc}$)	$V_{GS(off)}$	-1.0 -2.0	-	-4.0 -6.5	Vdc
ON CHARACTERISTICS					
Zero-Gate-Voltage Drain Current ⁽¹⁾ ($V_{DS} = 10 \text{ Vdc}$, $V_{GS} = 0$)	I_{DSS}	12 24	- -	30 60	mAdc
Gate-Source Forward Voltage ($V_{DS} = 0$, $I_G = 1.0 \text{ mAdc}$)	$V_{GS(f)}$	-	-	1.0	Vdc

43






45



P Channel JFET




47

Gate Bias Method

Since $I_G = 0$


$$V_{GS} = -V_{GG}$$

R_g should be very high
to no current flow



48

DC Load Line



$$V_{DS} + I_D \cdot R_L = V_{DD}$$

$$I_D \cdot R_L = -V_{DS} + V_{DD}$$

$$I_D = -\left(\frac{1}{R_L}\right)V_{DS} + \frac{V_{DD}}{R_L}$$

49

For locating the Q point at the center

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$\frac{I_D}{I_{DSS}} = \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$\sqrt{\frac{I_D}{I_{DSS}}} = 1 - \frac{V_{GS}}{V_P}$$

$$\frac{V_{GS}}{V_P} = 1 - \sqrt{\frac{I_D}{I_{DSS}}}$$

$$\frac{V_{GS}}{V_P} = 1 - \sqrt{0.5} = 0.2929$$

$$\frac{V_P}{V_{GS}} \approx 3.41$$

Choose $V_{GS} \approx \frac{V_P}{3.4}$

50

