

$$V_{DS} + I_{D}.RL = VDD$$

$$I_D.RL = -VDS + V_{DD}$$

$$V_{DS} = -\left(\frac{1}{R_{L}}\right)V_{DS} + \frac{V_{DD}}{R_{L}}$$



For locating the Q point at the center

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$\frac{I_D}{I_{DSS}} = \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$\sqrt{\frac{I_D}{I_{DSS}}} = 1 - \frac{V_{GS}}{V_P}$$


$$\frac{V_{GS}}{V_P} = 1 - \sqrt{\frac{I_D}{I_{DSS}}}$$

$$\frac{V_{GS}}{V_P} = 1 - \sqrt{0.5} = 0.2929$$


$$\frac{V_P}{V_{GS}} \approx 3.41$$

Choose $V_{GS} \approx \frac{V_P}{3.4}$






negative feedback is here === when drain current increased Vgs become more nagative ---> drain current decrases



 $R_S = -\left[\frac{V_{GS}}{I_D}\right] = -\left[\frac{V_{GSO}}{I_{DO}}\right]$



Tutorial Question

Determine the value of R_S required to self-bias a p-channel JFET at a V_{GS} of 5V. This JFET has an I_{DSS} of 25mA and a pinch-off voltage of 15V.

$$I_{D} = I_{DSS} \left(1 - \frac{V_{GS}}{V_{P}} \right)^{2}$$

$$= 25. \left(1 - \frac{5}{15} \right)^{2}$$


$$= 25. (1 - 0.3333)^{2}$$


$$= 11.1 \text{ mA}$$


$$R_{S} = \left| \frac{V_{GS, Q}}{I_{D, Q}} \right|$$


$$= \left| \frac{5V}{11.1 \text{ mA}} \right|$$


$$= 450 \Omega$$

































if too much drive --> amplification become non lenear --> calculated gain not be correct










AC Load Line and Gain Calculations....


- Coupling and Bypass capacitors can be considered as S/C connections for ac signals
- · Draw an ac equivalent circuit
- Using KVL for ac signals find the new gradient of the load line

 $i_d = -\left[\frac{1}{R_I}\right] v_{ds}$

- Draw ac load line with that gradient to go through the Q point.
- · Then use ac load line for gain calculations







A Design Example

- Requirement: To build a JFET preamplifier for a musical instrument.
- Given : Drain Resistance = $2.2 \text{ k}\Omega$
- The parameters you need to design are:
 - DC Bias (V_{cc})
 - · Quiescent channel current
 - · Quiescent Gate voltage
 - · Cut off frequency of the preamplifier
 - · Coupling capacitors


typical guitar coil = 100-200 typical guitar wire(line transmission = 1 - 2 V pre amplifier power gain 20 -30 dB 9V power source input typical impedance = 10kom


Design Choices


- 1) JFET selection: Use J113 general purpose FET
 - V_{DS} (maximum) = 35V
 - $V_{GS, (off)} = -2 V$
 - $I_{DSS} = 8.34 \text{ mA}$
 - Max Power Dissipation = 625 mW
 - Drain to Source Resistance = 100 Ω
- 2) Supply Voltage Selection:
 - Choose 9v as V_{CC}
 - Most musical instrument circuits run on 9V
- 3) Gate-Source Voltage : Let us choose $V_{GS,Q} = 0.8 \text{ V}$



J113 JFET **Electrical Characteristics** Values are at T_A = 25°C unless otherwise noted. Symbol Parameter Conditions Min. Max. Unit Off Characteristics V_{(BR)GSS} Gate-Source Breakdown Voltage $I_G = -1.0 \mu A, V_{DS} = 0$ -35 $V_{GS} = -15 \text{ V}, V_{DS} = 0$ Gate Reverse Current -10 nA 111 -3.0 -10.0 V_{GS}(off) Gate-Source Cut-Off Voltage $V_{DS} = 15 \text{ V}, I_D = 1.0 \,\mu\text{A}$ 112 -1.0 -5.0 113 -0.5 -3.0 I_D(off) Drain Cutoff Leakage Current V_{DS} = 5.0 V, V_{GS} = -10 V 1.0 nA On Characteristics 111 Zero-Gate Voltage Drain Current⁽⁵⁾ V_{DS} = 15 V, V_{GS} = 0 112 5.0 mA 113 2.0 111 30 112 Drain-Source On Resistance $V_{DS} \le 0.1 \text{ V, } V_{GS} = 0$ Ω r_{DS}(on) 50 113 100 Small Signal Characteristics C_{dg}(on) C_{sg}(on) Drain-Gate &Source-Gate On $V_{DS} = 0$, $V_{GS} = 0$, f = 1.0 MHz28 Capacitance V_{DS} = 0, V_{GS} = -10 V, f = 1.0 MHz C_{dg}(off) Drain-Gate Off Capacitance 5.0 C_{sg}(off) Source-Gate Off Capacitance $V_{DS} = 0$, $V_{GS} = -10 \text{ V}$, f = 1.0 MHz5.0 pF 5. Pulse test: pulse width \leq 300 μ s, duty cycle \leq 2%.








Design (Cont.): Input Interface with Source

- Input Impedance
 - Too low: Loading on the source i.e Guitar pickup.
 - Too high: Circuit will be noisier due to the thermal noise of the resistor
 - 100 k Ω to 1 M Ω is OK.
 - Let us use a value of 100 k Ω for R_G



Design (Cont.): Input Interface with Source

Assuming standard guitar;

We can choose the lower cutoff frequency as 82.4Hz

$$f_c = \frac{1}{2.\pi.R_G.C_C} = 82.4$$
Hz (assuming standard guitar)

$$C_C = \frac{1}{2.\pi.R_G.f_C} = \frac{1}{2.\pi.(100,000).(82.4)} = 19.1 \text{ nF}$$

$$C_C > 19.1 \, \text{nF}$$

Any higher value is OK. Therefore, we can choose a typical µF value.




Design (Cont.): Input Interface with Source

When $C_C = 19.1 \text{ nF}$;

$$f_c = \frac{1}{2.\pi.R_G.C_C} = 82.4$$
Hz

Use the command; .ac dec 10 0.1 2000




However, $X_c = \frac{1}{2.\pi.f.C_C} = \frac{1}{2.\pi.(82.4).(19.1)} \approx 100k\Omega! (too much)$

For $\mathcal{C}_{\mathcal{C}}$ any higher value is OK. Therefore, we can choose a typical μF value.

Design (Cont.): Input Interface with Source


Let us use $C_C=2.2\mu F$




$$X_c = \frac{1}{2.\pi.f.C_C}$$

$$X_c = \frac{1}{2.\pi.(82.4).(2.2)} M\Omega$$

$$X_c = 878\Omega$$





Design (Cont.): Output Interface with Load


- Input impedance of the next stage?
 - Let us assume a standard and quite low value, such as $10k\Omega$.
 - Always make sure this is larger than R_D.


$$C_C = \frac{1}{2.\pi.R_L.f_c} = \frac{1}{2.\pi.(10,000).(82.4)} = 194 \text{ nF}$$


$$C > 194 \, \text{nF}$$


- Any higher value is OK. Therefore, we can choose a typical μF value.
- E.g. 1µF coupling capacitor can give us a lower cut off frequency of 7 Hz.


84





























AC Load Line and Gain Calculations....

- Coupling and Bypass capacitors can be considered as S/C connections for ac signals
- · Draw an ac equivalent circuit
- Using KVL for ac signals find the new gradient of the load line
- Draw ac load line with that gradient to go through the Q point.
- Then use ac load line for gain calculations

