VERIFICATION TEST PLAN (TEMPLATE)

ECE-593: Fundamentals of Pre-Silicon Validation

Maseeh College of Engineering and Computer Science

Winter, 2025



Project Name: Design and Verification of

Asynchronous FIFO

Members: Moulya, Subramanya, Aadithya, Rakshith

Date: 31/1/2025

Github_link: Team_10_AsyncFIFO_w25_ECE593

1 Table of Contents

2	Int	roduc	tion:	4
	2.1	Obj	ective of the verification plan	4
	2.2	Тор	Level block diagram	4
	2.3	Spe	cifications for the design	5
3	Ve	rificati	ion Requirements	6
	3.1	Ver	ification Levels	6
	3.1	L.1	What hierarchy level are you verifying and why?	6
	3.1	L.2	How is the controllability and observability at the level you are verifying?	6
	3.1 the	l.3 em.	Are the interfaces and specifications clearly defined at the level you are verifying. List 6	
4	Re	quired	d Tools	6
	4.1	List	of required software and hardware toolsets needed Error! Bookmark not defi	ned.
	4.2 not d	Dire l efine	ectory structure of your runs, what computer resources you will be using Error! Bookr d.	nark
5	Ris	ks and	d Dependencies	6
	5.1	List	all the critical threats or any known risks. List contingency and mitigation plans	6
6	Fu	nction	s to be Verified	6
	6.1	Fun	ctions from specification and implementation	6
	6.1	l. 1	List of functions that will be verified. Description of each function	6
	6.1.2 List of functions that will not be verified. Description of each function and why it wi be verified.			
	6.1	L.3	List of critical functions and non-critical functions for tapeout	7
7	Te	sts and	d Methods	7
	7.1	l.1	Testing methods to be used: Black/White/Gray Box	7
	7.1	L.2	State the PROs and CONs for each and why you selected the method for this DUV	7
	7.1		Testbench Architecture; Component used (list and describe Drivers, Monitors, and checkers etc.)	7


		chose the strategy: (Dynamic Simulation, Formal Simulation, Emulation etc.) Describ	
	willy you	close the strategy	0
	7.1.5	What is your driving methodology?	8
	7.1.6	What will be your checking methodology?	8
	7.1.7	Testcase Scenarios (Matrix)	8
8	Coverage	Requirements	9
	8.1.2	Assertions	9
9	Resource	es requirements	10
ç).1 Tea	m members and who is doing what and expertise	10
10	Sched	ule	10
1	.0.1 Cre	ate a table with plan of completion. You can use the milestones as a guide to fill this	10
11	Refere	ences Uses / Citations/Acknowledgements	11

2 Introduction:

2.1 Objective of the verification plan

The purpose of this verification plan for the asynchronous FIFO (First-In, First-Out) design in SystemVerilog is to ensure its correct functionality, reliability, and performance across a broad range of operational conditions. The plan aims to validate that corner cases and potential error scenarios are properly managed while thoroughly testing asynchronous data transfer, storage, and retrieval. It includes comprehensive verification of asynchronous read and write operations, data integrity, clock synchronization between read and write operations, and various FIFO states such as full, empty, half-full, and half-empty conditions. Additionally, adherence to defined interface protocols will be assessed. Through simulations, the plan will verify both functional accuracy and performance, ensuring the FIFO operates as intended within a larger system.

2.2 Top Level block diagram



2.3 Specifications for the design

The Asynchronous FIFO V3.0 is designed to enable reliable data transfer between two clock domains operating at different frequencies. It supports high-speed, low-latency communication with robust handling of full, empty, and boundary conditions. It performs Dual-clock asynchronous operation (separate write and read clocks), Configurable FIFO depth and data width, Support for full, empty, almost full, and almost empty flags, Gray code pointer synchronization for metastability reduction, Reset synchronization across both clock domains and Optional error detection for overflow/underflow-conditions.




Fig: Core Schematic

DATA_WIDTH = 8

 $FIFO_DEPTH = 2^6 = 64$

3 Verification Requirements

- 3.1 Verification Levels
- 3.1.1 What hierarchy level are you verifying and why?
 - Verification will be conducted at the module level, just below the top level, as the asynchronous FIFO design consists of six separate files, each containing a single module.
- 3.1.2 How is the controllability and observability at the level you are verifying? The modular structure allows for an efficient evaluation of each component's functionality, enabling precise control over stimulus through input and output configurations
- 3.1.3 Are the interfaces and specifications clearly defined at the level you are verifying? List them.
 - Ensure proper handshaking and adherence to FIFO interface specifications.

4 Required Tools

- 4.1 Questa Sim
- 4.2 GitHub

5 Risks and Dependencies

5.1 List all the critical threats or any known risks. List contingency and mitigation plans.

6 Functions to be Verified.

- 6.1 Functions from specification and implementation
- 6.1.1 List of functions that will be verified. Description of each function

Basic Read/Write Operations – Ensure correct FIFO behavior, including data integrity and asynchronous read/write handling.

Status Flags (Full, Empty, Almost Full/Empty, Half-Full) – Validate correct flag assertions under various FIFO states.

Clock Domain Synchronization – Verify proper handling of independent read and write clocks.

Boundary & Corner Cases – Test FIFO behavior under extreme conditions (writing to full, reading from empty, reset functionality).

Performance Metrics – Evaluate FIFO throughput, latency, and depth utilization.

Protocol & Interface Compliance – Ensure proper handshaking and adherence to FIFO interface specifications.

6.1.2 List of functions that will not be verified. Description of each function and why it will not be verified.

TBD

6.1.3 List of critical functions and non-critical functions for tapeout TBD

7 Tests and Methods

- 7.1.1 Testing methods to be used: Black/White/Gray Box. White Box
- 7.1.2 State the PROs and CONs for each and why you selected the method for this DUV. TBD
- 7.1.3 Testbench Architecture; Component used (list and describe Drivers, Monitors, scoreboards, checkers etc.)

Generator: Produces randomized or directed test data (e.g., write/read commands, data values) to cover functional scenarios like full/empty conditions, clock variations, etc.


Driver: Drives generated stimuli into the FIFO DUT (Design Under Test) through the interface, managing write enables, data signals, and read requests.

Interface: Connects the driver, monitor, and FIFO DUT, handling read/write signals, clocks, and data lines for smooth communication.

Monitor: Observes FIFO inputs/outputs, capturing transactions (write data, read data, flags) for result analysis.

Scoreboard: Compares monitored outputs with expected results to verify correctness, checking data integrity, order, and error handling

Include general testbench architecture diagram and how it relates to your design



- 7.1.4 Verification Strategy: (Dynamic Simulation, Formal Simulation, Emulation etc.) Describe why you chose the strategy.

 Dynamic Simulation
- 7.1.5 What is your driving methodology? TBD
- 7.1.5.1 List the test generation methods (Directed test, constrained random)

 Constrained Randomization
- 7.1.6 What will be your checking methodology?

 Class based testbench architecture, Code Coverage, Functional Coverage (both Data and Control oriented coverage)
- 7.1.6.1 From specification, from implementation, from context, from architecture etc

7.1.7 Testcase Scenarios (Matrix)

7.1.7.1 Basic Tests

Test Name / Number	Test Description/ Features
1.1.1 Top Module: Write and Read	Check basic write and read operation
1.1.2 Reset Operation	Reset operation from top module must propagate
	through the entire design

7.1.7.2 Complex Tests

Test Name / Number	Test Description/ Features	
1.2.1 FIFO Memory Array Check	Check Read and Write into Array at module level	
1.2.2 FIFO Memory Full Flag Detection	Checks to see if an asserted full flag	
1.2.3 Write and Read Pointer increment	Write Pointer and Read pointer must increment on	
	w_inc and r_inc	
1.2.4 Full Flag generation	Ensures Full flag generation logic functions properly	
	on write pointer wrap around	
1.2.5 Empty Flag generation	Ensures Empty flag generation logic functions	
	properly on read pointer equal to write pointer	

7.1.7.3 Regression Tests (Must pass every time)

Test Name / Number	Test Description/Features	
1.3.1 Top Module: Write and Read	Check basic write and read operation	
1.3.2 Reset Operation	Reset operation from top module must propagate	
	through the entire design	
1.3.3 FIFO Memory Array Check	Check Read and Write into Array at module level	
1.3.4 FIFO Memory Full Flag Detection	Check Read and Write into Array at module level	
1.3.5 Write and Read Pointer increment	Write Pointer and Read pointer must increment on	
	w_inc and r_inc	

7.1.7.4 Any special or corner cases testcases

Test Name / Number	Test Description	
1.4.1 Read to Write Synchronizer pipeline	Ensures a Pointer passed is synchronized during	
Write to Read Synchronizer pipeline	clock domain crossings	
1.4.2 TBD	Bug injection and testing scenario	

8 Coverage Requirements

8.1.1.1 Describe Code and Functional Coverage goals for the DUV

Aiming to achieve Code coverage of over 96% and Functional Coverage of over 90%

8.1.1.2 Formulate conditions of how you will achieve the goals. Explain the Covergroups and Coverpoints and your selection of bins.

TBD

8.1.2 Assertions

8.1.2.1 Describe the assertions that you are planning to use and how it will help you improve the overall coverage and functional aspects of the design.

Planning to use immediate assertion in the scoreboard to do the comparison of outputs coming form DUV with that of self-checking logic

9 Resources requirements

9.1 Team members and who is doing what and expertise.

Tasks	Done by	Planned Date	Status
Design specification document	Aditya and Subramanya		In Progress
2. Verification Plan	Moulya and Rakshith		In Progress
3. Design implementation:1) fifo_mem	Moulya and Rakshith		In Progress
2) synchronizer_r2w	Aditya and Subramanya		In Progress
3) synchronizer_w2r	Aditya and Subramanya		In Progress
4) rptr_handler	Aditya and Subramanya		In Progress
5) wptr_handler	Aditya and Subramanya		In Progress
6) Top Module	Moulya and Rakshith		In Progress
Conventional Testbench	Moulya and Rakshith		In Progress

10 Schedule

10.1 Create a table with a plan of completion. You can use milestones as a guide to fill this.

SI No	Tasks	Planned Date	Status
1	Design of Asynchronous FIFO with clean build	Jan-31-2025	
2	Checking the design with the basic flat testbench and complete generator block with the necessary constraints	Feb-7-2025	
3	Developing the driver class and drive the data it gets from generator to the DUT through mailbox Design interface block	Feb-14-2025	
4	Develop code to interaction from DUT to Monitor via Virtual Interface and send the data to the Monitor Develop self-checking testbench in the scoreboard and compare those output with that of DUV output	Feb-21-2025	

5	Add the cover groups comprising necesarry coverpoints and	Feb-28-2025	
	assertion in scoreboard and generate cover report and check if the		
	design is metting the specifcation.		

11 References Uses / Citations/Acknowledgements

https://verificationguide.com/uvm/uvm-testbench-architecture/

https://vlsiverify.com/verilog/verilog-codes/asynchronous-fifo/

https://research.ijcaonline.org/volume86/number11/pxc3893347.pdf

https://zipcpu.com/blog/2018/07/06/afifo.html