CMOS 4-BIT MICROCONTROLLER

TMP47C440AN TMP47C440AF

The 47C440A has 8-bit A/D converter and watchdog timer based on the TLCS-47 CMOS series.

| PART No. | ROM | RAM | PACKAGE | PIGGYBACK |
|-------------|--------------|-------------|---------|-------------|
| TMP47C440AN | 4006 0 % | 2564 54 | SDIP42 | TMP47C940AE |
| TMP47C440AF | 4096 x 8-bit | 256 × 4-bit | QFP44 | TMP47C940AG |

FEATURES

- ◆4-bit single chip microcomputer
- ♦Instruction execution time: 1.9µs (at 4.2MHz)
- ♦90 basic instructions
- ◆Table look-up instructions
- ◆5-bit to 8-bit data conversion instruction
- ◆Subroutine nesting : 15 levels max.
- ♦6 interrupt sources (External: 2, Internal: 4)
 All sources have independent latches each, and multiple interrupt control is available
- ◆ I/O port (34 pins)
 - Input 2ports 5pins
 Output 2ports 8pins
 1/O 6ports 21pins
- ♦Interval timer
- ◆Two 12-bit Timer/Counters


Timer, event counter, and pulse width measurement mode


- **♦** Watchdog Timer
- ◆ Serial Interface with 4-bit buffer

 External/internal clock, leading/trailing edge shift mode
- ◆ 8-bit successive approximate type A/D converter
 - With sample and hold
 - 8 analog inputs
 - Converting time : 48µs (4MHz)
- ◆ High current outputs

LED direct drive capability (typ. 20mA x 8bits)

- ♦ Hold function
 - Battery/Capacitor back-up
- ◆Real Time Emulator: BM47214A





PIN FUNCTION

| PIN NAME | Input/Output | FUNCTION | 5 |
|------------------------------|---------------|--|------------------------------------|
| K03 - K00 | Input | 4-bit input port | |
| P13 - P10 | Outout | 4-bit output port with latch. | |
| P23 - P20 | Output | 8-bit data are output by the 5-bit to 8-bit data | conversion instruction [OUTB @HL]. |
| R43 (AIN3) R40 (AIN0) | | 4-bit I/O port with latch. When used as input port or analog input, | |
| R53 (AIN7) | I/O (Input) | the latch must be set to "1". | A / D converter analog input |
| R50 (AIN4) | | | |
| R63 - R60 | 1/0 | 4-bit I/O port with latch | |
| R71 (ŴTŎ) | I/O (Output) | 2-bit I/O port with latch. | Watchdog timer output |
| R70 | I/O | When used as input port or watchdog timer output, the latch must be set to "1". | |
| R83 (T1) | | A Nick Construction of the | Timer/Counter 1 external input |
| R82 (ĪNT1) | 110 // 1 | 4-bit I/O port with latch. When used as input port, external interrupt input pin, or timer/counter external input pin, the latch must be set to "1". | External interrupt 1 input |
| R81 (T2) | I/O (Input) | input pin, or timer/counter external input | Timer/Counter 2 external input |
| R80 (ÏNT2) | | pin, the rater mast be set to | External interrupt 2 input |
| R92 (ŠČK) | 1/0(1/0) | . 3-bit I/O port with latch. | Serial clock I/O |
| R91 (SO) | I/O (Output) | When used as input port or serial port, the | Serial data output |
| R90 (SI) | I/O (Input) | latch must be set to "1". | Serial data input |
| XIN | Input | Resonator connecting pins. | |
| XOUT | Output | For inputting external clock, XIN is used and XC | OUT is opened. |
| RESET | Input | Reset signal input | |
| HOLD (KEO) | Input (Input) | HOLD request/release signal input | Sense input |
| TEST | Input | Test pin for out-going test. Be opened or fixed | to low level. |
| VDD | | + 5V | |
| VSS | Power supply | 0V (GND) | |
| VAREF VASS | rower suppry | A/D converter analog reference voltage (High) A/D converter analog reference voltage (Low) | |

OPERATIONAL DESCRIPTION

Conserning the 47C440A, the hardware configuration and operation of hardwares are described. As the description is porvided with priority on those parts deffering from the 47C400A, the technical data sheets for the 47C400A shall also be referred to.

1. SYSTEM CONFIGURATION

- (1) I/O Ports
- (2) A / D Converter
- (3) Watchdog Timer

2. PERIPHERAL HARDWARE FUNCTION

2.1 Ports

The 47C440A has 10 I/O ports (34 pins) each as follows:

(i) K0 ; 4-bit input (2) P1, P2 ; 4-bit output

③ R4, R5 ; 4-bit input/output (shared with the A/D converter analog inputs)

(4) R6 ; 4-bit input/output

(5) R7 ; 2-bit input/output (shared with the watchdog timer output)

6: R8 ; 4-bit input/output(shared with external interrupt request input and

timer/counter input)

7 R9 ; 3-bit input/output (shared with serial port)


(8) KE ; 1-bit sense input (shared with hold request/release signal input)


This section describes ports of ③ and ⑤ which are changed from the 47C400A.

Table 2-1 lists the port address assignments and the I/O instructions that can access the ports.

(1) Ports R4 (R43-R40), R5 (R53-R50)

Ports R4 and R5 are 4-bit I/O ports with latch shared by the analog inputs for A/D converter. When used as an input ports or analog inputs, the latch should be set to "1". If other port is used as an output, be careful not to execute the output instruction for any port during A/D conversion in order to keep accuracy of conversion. The latch is initialized to "1" and analog input is selected R40 (AINO) pin during reset.








Figure 2-1. Port R4 and R5

(2) Port R7 (R71, R70)

Port R7 is 2-bits I/O port with latch. R71 pin is shared by the watchdog timer output. To use R71 pin for the watchdog timer output, the latch should be set to "1". The latch is initialized to "1" during reset. R70 pin is normal I/O pin. R72 and R73 pins do not exist actually but "1" is read when an input instruction is executed.




Figure 2-2. Port R7

| Port | | Port | | | Input | Input/Output instruction | tion | | |
|-----------------|------------------------------|---------------------------------|------------------------|------------------------|--------------|--------------------------|------------------------|---------------------------|----------------------------|
| Address (**) | Input (IP**) | Output (OP) | IN %p, A IN %p, @HL | ОUT А,%р ОUT @HL,%р | OUT #k, %p | OUTB @HL | SET %p, b CLR %p, b | TEST %p, b TESTP %p, b | SET @L CLR @L TEST@L |
| н00 | K0 input port | | 0 | | 1 | i | | | , |
| 0. | P1 output latch | P1 output port | 0 | 0 | () | С | |) (| ı |
| 02 | P2 output latch | P2 output port | 0 | () | 0 | (Note 2) |) (, |) (| ı |
| 03 | | | 1 | . 1 | 1 | , 1 | |) (| ı |
| 04 | R4 input port (Analog input) | R4 output port | 0 | O | 0 | i | (| C | ı (, |
| 90 | R5 input port (Analog input) | | 0 | С |) () | ı |)(, |)(|)(, |
| 90 | R6 input port | | 0 |) (, |) (`. | ı |) (|)(|)(. |
| 07 | R7 input port | | 0 | O |) (<u>)</u> | ı |)(|)(|)(|
| 80 | R8 input port | | 0 | 10 |) () | 1 | } { | 00 |) (|
| 60 | R9 input port | | 0 | 0 |) () | 1 |)(|)(| · I |
| 0 V | | | . 1 |) [|) 1 | 1 |) 1 |) 1 | ı |
| 90 | | | 1 | ı | 1 | ı | , | | |
| 00 | A / D status input | | 0 | ı | 1 | ı | ı | C | · I |
| 00 | A / D converted value | | 0 | ı | i | ı | ı |) 1 | |
| 0E | SIO, Hold status | | 0 | , | 1 | ı | 1 | C | 1 |
| 0F | Serial recieve buffer | Serial transmit buffer | 0 | C | С | 1 | 1 |) 1 | |
| 10 _H | Undefined | Hold operating mode control | | 0 | , | 1 | ι | | 1 |
| = | Undefined | | ١ | 1 | ſ | ı | 1 | ı | ı |
| 12 | Undefined | A / D analog input selector | ı | 0 | ı | 1 | ı | ŧ | ı |
| 13 | Undefined | A/D start register | ı | 0 | 1 | ı | , | ı | , |
| 14 | Undefined | | i | 1 | 1 | ı | i | 1 | ı |
| 15 | Undefined | Watchdog Timer control | ı | 0 | , | ı | | 1 | ı |
| 16 | Undefined | | ı | í | | 1 | 1 | 1 | 1 |
| 17 | Undefined | | 1 | ı | 1 | 1 | 1 | ı | ı |
| \$ | Undefined | | 1 | ı | , | 1 | , | i | 1 |
| 19 | Undefined | Interval Timer intrrupt control | ı | C | 1 | ŀ | 1 | | ; |
| 4 | Undefined | - | i |) 1 | 1 | 1 | | | ı |
| 18 | Undefined | | 1 | · | ı | ı 1 | 1 1 | 1 | I |
| 7 | Undefined | Timer/Counter 1 control | 1 | O | ı | , | ı | i I | · · |
| 5 | Undefined | Timer/Counter 2 control | ı | - | i | 1 | ı | ı | , |
| Ħ | Undefined | | i | 1 | ı | ı | i | , | 1 |
| 1F | Undefined | Serial interface control | 1 | С | ı | ı | 1 | ı | 1 |
| | | | | | | | | - | |

Note 1. "---" means the reserved state. Unavailable for the user programs.

Note 2. The 5-bit to 8-bit data conversion instruction [OUTB @HL], automatic access to ports P1 and P2.

Table 2-1. Port Address Assignments and Available I/O Instructions

2.2 A/D Converter

The 47C440A has a 8-bit successive approximate type A/D converter and is capable of processing 8 analog inputs.

2.2.1 Circuit configuration




Figure 2-3. Block Diagram of A/D Converter

2.2.2 Control of A/D converter

The operation of A/D converter is controlled by a command. The command register is accessed as port adderesses OP12 and OP13. A/D converted value and end of conversion flag (EOCF) can be known by accessing port addresses IP0D and IP0C.

(1) Analog input selector

Analog inputs (AIN0 through AIN7) are selected by values of this register.




Figure 2-4. Analog input selector

(2) Start of A/D conversion

A/D conversion is started when ADS is set to "1". After the conversion is started, ADS is cleared by hardware. If the restart is requested during the conversion, the conversion is started again at the time.




Figure 2-5. A/D conversion start register

(3) A/D converted value register

An A/D converted value is read by accessing port address IPOD. An A/D converted value is read by splitting into upper 4 bits and lower 4 bits by a value of LR₀ (LSB of the L registers).




Figure 2-6. A/D converted value register

(4) A/D converter status register

End of Conversion Flag (EOCF) is a single bit flag showing the end of conversion and is set to "1" when conversion ended. When both upper 4 bits and lower 4 bits of a converted value are read or A/D conversion is started, EOCF is cleared to "0".




Figure 2-7. A/D converter status register

2.2.3 How to use A/D converter

Apply positive of analog reference voltage to the VAREF pin and negative to the VASS pin. The A/D conversion is carried out by splitting reference voltage between VAREF and VASS to bit corresponding voltage by a ladder resistor and making a judgement by comparing it with analog input voltage.

(1) Start of A / D conversion

Prior to conversion, select one of the analog input AIN0 through AIN7 by the analog input selector. Place output of the analog input, which is to be A/D converted, in the high impedance state by setting "1". If other port is used as an output, be careful not to execute the output instruction for any port during conversion in order to keep accuracy of conversion.

A/D conversion is started by setting ADS (bit 1 of the A/D conversion start register). When conversion ends after 24 instruction cycles, EOCF showing the end of conversion is set to "1".

(2) Reading of an A/D converted value

After the end of conversion, read an A/D converted value is read by splitting into lower 4 bits and upper 4 bits by the A/D converted value register (IPOD).

Lower 4 bits of the A/D converted value can be read when LR₀ = 0 and upper 4 bits when LR₀ = 1. Usually an A/D converted value is stored in RAM by an instruction [IN %p, @HL]. Further, if an A/D converted value is read during the conversion, it becomes an indefinite value.

(3) A / D conversion with HOLD operation

When the HOLD operation is started during the conversion, the conversion is terminated and an A/D converted value becomes indefinite. Therefore, EOCF is kept clear to "0" after release from the HOLD operation. However, if the HOLD operation is started after the end of A/D conversion (after EOCF has been set), A/D converted value and status of EOCF are held.

Example: Selecting analog input (AIN4), starting A/D conversion, monitoring EOCF and storing lower 4 bits and upper 4 bits of a converted value to RAM [10_H] and RAM [11_H] respectively.

| respect | ivery. | | | |
|---------|--------|------------|---|--|
| | LD | A, #4 | ; | Selects analog input (AIN4) |
| | OUT | A, %OP12 | | |
| | LD | A, #1 | ; | Start of A/D conversion |
| | OUT | A, %OP13 | | |
| SL00P : | TEST | %IPOC, 3 | ; | To wait until EOCF goes to "1" |
| | В | SL00P | | |
| | LD | HL, #10H | ; | HL ← 10 _H |
| | IN | %IPOD, @HL | ; | RAM [10 _H] \leftarrow Lower 4 bits |
| | INC | L | ; | Increment of L registers |
| | IN | %IPOD, @HL | ; | RAM [11H] \leftarrow Upper 4 bits |
| | | | | |

2.3 Watchdog Timer (WDT)

The purpose of the watchdog timer is to detect the malfunction (ranaway) of program due to external noise or other causes and return the operation to the normal condition.

The watchdog timer output is output to R71 must be set to "1". Further, during reset, the output latch of R71 is set to "1", and the watchdog timer becomes disable state.

The initialization at time of runaway will become possible when the $\overline{\text{WTO}}$ pin and $\overline{\text{RESET}}$ pin are connected each other.

2.3.1 Configuration of Watchdog Timer

The watchdog timer consists of 3-stage binary counter, flip-flop (F/F), and its control circuit. The F/F is set to "1" during reset, and cleared to "0" at the rising edge of the binary counter output.




Figure 2-8. Watchdog Timer

2.3.2 Control of watchdog timer

The watchdog timer is controlled by the command register (OP15). This command register is initialized to " 1000_B " during reset. The following are procedure to detect the malfunction (runaway) of CPU by the watchdog timer.

- ① At first, detection time of the watchdog timer should be set and binary counter should be cleared.
- ② The watchdog timer should be become enable.
- ③ Binary counter must be cleared before the detection time of the watchdog timer. When the runaway of CPU is taken place for some reason and binary counter is not cleared, the F/F is cleared to "0" at the rising edge of the binary counter and signal of runaway detection is become active (WTO output is "L").

Watchdog Timer control command register (Port address OP15)





Figure 2-9. Command Register

Example: To set the watchdog detection time (221 / fc[sec]). And to enable the watchdog timer.



Note. It is not necessary to set RWT to "1". Note that both EWT (Enable Watchdog Timer) and RWT should not be set to "1" at the same time.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

 $(V_{SS} = 0V)$

| PARAMETER | SYMBOL | PINS | RATING | UNIT |
|--|--------------------|----------------------------|--------------------------------|----------------|
| Supply Voltage | V _{DD} | | - 0.5 to 7 | V |
| Input Voltage | VIN | | - 0.5 to V _{DD} + 0.5 | V |
| | Vouti | Except sink open drain pin | - 0.5 to V _{DD} + 0.5 | |
| Output Voltage | V _{OUT2} | Ports P1, P2, R6 - R9 | - 0.5 to 10 |] _v |
| | V _{OUT3} | Analog inputs | - 0.5 to V _{DD} + 0.5 | |
| Output Current (Per 1 pin) | louti | Ports P1, P2 | 30 | |
| | 100т2 | Ports R6 - R9 | 3.2 | mA |
| Output Current (Total) | ΣΙ _{Ουτι} | Ports P1, P2 | 120 | mA |
| Power Dissipation [T _{opr} = 70℃] | PD | | 600 | mW |
| Soldering Temperature (time) | T _{sld} | | 260 (10sec) | °C |
| Storage Temperature | T _{stg} | | - 55 to 125 | °C |
| Operating Temperature | Topr | | - 30 to 70 | °C |

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0V, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$

| PARAMETER | SYMBOL | PINS | CONDITIONS | Min. | Max. | TINU |
|--------------------|--|-------------------------|------------------------|------------------------|------------------------|-------|
| Supply Voltage | | | In the Normal mode | 4.5 | | |
| | V _{DD} | | In the HOLD mode | 2.0 | 6.0 | ^ |
| | V _{IH1} Except Hysteresis Input | | V >4.5V | V _{DD} × 0.7 | | |
| Input High Voltage | V _{IH2} | Hysteresis Input | V _{DD} ≧ 4.5V | V _{DD} × 0.75 | V _{DD} | V |
| | V _{IH3} | | V _{DD} < 4.5V | V _{DD} × 0.9 | | |
| | VILI | Except Hysteresis Input | | | $V_{DD} \times 0.3$ | |
| Input Low Voltage | V _{IL2} | Hysteresis Input | V _{DO} ≥ 4.5V | 0 | V _{DD} × 0.25 | \ \ \ |
| | V _{1L3} | | V _{DD} < 4.5V | | $V_{DD} \times 0.1$ | 7 |
| Clock Frequency | fc | | | 0.4 | 4.2 | MHz |

Note. Input voltage V_{IH3} , V_{IL3} : in the HOLD mode

D.C. CHARACTERISTICS

 $(V_{SS} = 0V, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$

| PARAMETER | SYMBOL | PINS | CONDITIONS | Min. | Тур. | Max. | UNIT |
|--|------------------|--------------------------------|---|------|------|----------|------|
| Hysteresis Voltage | V _H s | Hysteresis Input | | _ | 0.7 | - | V |
| Input Current | l _{IN1} | Port KO, TEST, RESET, HOLD | V _{OD} = 5.5V, | _ | _ | ± 2 | μΑ |
| poc osec | l _{IN2} | Ports R (open drain) | V _{IN} = 5.5V / 0V | | | | |
| Low Input Current | IIL | Ports R (push-pull) | $V_{DD} = 5.5V, V_{IN} = 0.4V$ | | _ | - 2 | mA |
| | R _{IN1} | Port K0 with pull-up/pull-down | | 30 | 70 | 150 | ΚΩ |
| Input Resistance | Ř _{IN2} | RESET | | 100 | 220 | 450 | |
| Output Leakage Current | ILO | Ports R (open drain) | $V_{DD} = 5.5V, V_{OUT} = 5.5V$ | _ | - | 2 | μΑ |
| Output Low Voltage | V _{OL2} | Except XOUT, ports P | V _{DD} = 4.5V, I _{OL} = 1.6mA | _ | _ | 0.4 | V |
| Low output Current | l _{OL1} | Ports P1, P2 | $V_{OD} = 4.5V, V_{OL} = 1.0V$ | - | 20 | <u> </u> | mA |
| Supply Current (in the Normal mode) | IDO | | $V_{DD} = 5.5V$, fc = 4MHz | _ | 3 | 6 | mA |
| Supply Current (in the HOLD mode) | IDDH | | V _{DC} = 5.5V | _ | 0.5 | 10 | μА |

- Note 1. Typ. values show those at $T_{opr} = 25$ °C, $V_{DD} = 5V$.
- Note 2. Input Current I_{IN1}; The current through resistor is not included, when the input resistor (pull-up/pull-down) is contained.
- Note 3. Supply Current I_{DD} , I_{DDH} ; $V_{IN} = 5.3V/0.2V$ The K0 port is open when the input resistor is contained. The voltage applied to the R port is within the valid range.

A / D CONVERSION CHARACTERISTICS

 $(T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$

| PARAMETER | SYMBOL | CONDITIONS | Min. | Тур. | Max. | UNIT |
|--------------------------------|--------|--------------------------------|-----------------------|------|-----------------|------|
| | VAREF | | V _{DD} = 1.5 | - | V _{DD} | V |
| Analog Reference Voltage | VASS | | V _{SS} | - | 1.5 | |
| Analog Reference Voltage Range | ΔVAREF | VAREF - VASS | 2.5 | _ | _ | V |
| Analog Input Voltage | VAIN | | VASS | _ | VAREF | V |
| Analog Supply Current | IREF | | - | 0.5 | 1.0 | mA |
| Nonlinearity Error | | | _ | | ± 1 | |
| Zero Point Error | | $V_{DD} = 5.0V, V_{SS} = 0.0V$ | _ | _ | ± 1 | |
| Full Scale Error | | VAREF = 5.000V | _ | _ | ± 1 | LSB |
| Total Error | | VASS = 0.000V | _ | _ | ± 2 | |

A. C. CHARACTERISTICS


 $(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$

| PARAMETER | SYMBOL | CONDITIONS | Min. | Тур. | Max. | UNIT |
|------------------------------|------------------|---------------------------|--------------------------|------|------|------|
| Instruction Cycle Time | t _{cy} | | 1.9 | - | 20 | μς |
| High level Clock pulse Width | t _{WCH} | Fortage I also be a self- | | | | |
| Low level Clock pulse Width | t _{WCL} | External clock mode | 80 | | | ns |
| A/D Sampling Time | t _{AIN} | fc = 4MHz | - | 4 | _ | μ5 |
| Shift Data Hold Time | t _{SDH} | | 0.5t _{cy} - 300 | _ | _ | ns |


Note. Shift Data Hold Time

External circuit for SCK pin and SO pin

Serial port (completion of transmission)



<u>sck</u> so



RECOMMENDED OSCILLATING CONDITIONS

 $(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$

(1) 4MHz

Ceramic Resonator

CSA4. 00MG (MURATA)


RATA) $C_{XIN} = C_{XOUT} = 30pF$

KBR-4. 00MS (KYOCERA)

 $C_{XIN} = C_{XOUT} = 30pF$

Crystal Oscillator

204B-6F 4. 0000 (TOYOCOM) CXIN = CXOUT = 20pF



(2) 400KHz


Ceramic Resonator

CSB400B (MURATA)


KBR-400B (KYOCERA)


 $C_{XIN} = C_{XOUT} = 220pF$, $R_{XOUT} = 6.8K\Omega$


 $C_{XIN} = C_{XOUT} = 100pF$, $R_{XOUT} = 10K\Omega$





TYPICAL CHARACTERISTICS














INPUT/OUTPUT CIRCUITRY

- (1) Control pins
 - The input/output circuitries of the 47C440A control pins are similar to that of the 47C400A.
- (2) I/O Ports

The input/output circuitries of the 47C440A I/O ports are shown below, any one of the circuitries can be chosen by a code (SA-SC) as a mask option.


| PORT | 1/0 | INPL | UT/OUTPUT CIRCUITRY and CO | DDE | REMARKS |
|----------|--------|------|--|------|--|
| ΚO | input | SA | SB VDD R _{IN} R | SC R | Pull-up/pull-down resistor $R_{\rm IN} = 70 {\rm K}\Omega ({\rm typ.})$ |
| P1 P2 | Dutput | | | | R = 1KΩ (typ.) Sink open drain output Initial "Hi-Z" High current I _{OL} = 20mA (typ.) |
| R4 R5 | 1/0 | CA | AIN selector R _A | | Sink open drain output Initial "Hi-Z" $R = 1K\Omega (typ.)$ Analog input $R_{A} = 5K\Omega (typ.)$ $C_{A} = 12pF (typ.)$ |
| R6 R7 | 1/0 | | N S R | | Sink open drain output Initiai "Hi-Z" R = 1KΩ (typ.) |
| R8 R9 | 1/0 | | No le properties de la constant de l | | Sink open drain output Initial "Hi-Z" Hysteresis input R = 1KΩ (typ.) |

-This Page Intentionally Left Blank-

CMOS 4-BIT MICROCONTROLLER

TMP47C940AE TMP47C940AG

The 47C940A, which is equipped with an EPROM as program memory, is a piggyback type evaluator chip used for development and operational confirmation of the 47C440A/242A application systems (programs). The 47C940A is pin compatible with the 47C440A which are mask-programed ROM devices. Also, pin compatibility with the 47C242A is possible by using the 42-to-30 pin conversion adapter socket (BM1113).



| PIN NAME | input / Output | FUNCTIONS |
|----------|----------------|-------------------------------|
| A11 ~ A0 | Output | Program memory address output |
| 17 ~ 10 | Input | Program memory data input |
| ČE | Output | Chip enable signal output |
| ŌĒ | Οστροτ | Output enable signal output |
| vcc | Power supply | + 5V (connected with VDD) |
| GND | rower supply | 0V (connected with VSS) |


A.C. CHARACTERISTICS

| PARAMETER | SYMBOL | CONDITIONS | Min. | Тур. | Max. | UNIT |
|--------------------|------------------|--|------|------|------|------|
| Address Delay Time | t _{AD} | $V_{SS} = 0V$, $V_{DD} = 4.5$ to 6.0V | - | - | 150 | ns |
| Data Setup Time | t _{is} | C _L = 100pF | 150 | - | - | ns |
| Data Hold Time | t _{iri} | Topr = - 30 to 70°C | 50 | - | _ | ns |

NOTES FOR USE

(1) Program memory

The program area are as shown in Figure 1. When this chip is used as evaluator of the 47C242, data conversion table for [OUTB @HL] instruction must be allocated at two areas and they must be the same contents as shown in Figure 1(b).



RAM

OOH
OF

Zero-page

Don't use

OF

THE STATE OF THE S

Figure 1. Program area

Figure 2. RAM addressing

(2) Data memory

The 47C940A contains 256×4 -bit (equivalent to 47C440A) data memory. When the 47C940A is used as evaluator of the 47C242A, programming should be performed assuming that the RAM is assigned to addresses $00 \sim 0 F_H$ and $90 \sim F F_H$ as show in Figure 2 by considering the application software evaluation.

(3) I/O ports

Input/Output circuitries of I/O ports in the 47C940A are similar to the code TA of the 47C440A. When this chip is used as evaluator with other I/O code, it is nacessary to provide the external resistors. This is also the same when used as the 47C242A evaluator (the 47C242A does not have ports R5 and R6).



Figure 3. I/O code and external circuitry