

- ① FETCHING an instruction and house-keeping
- ② FETCHING OPERANDS and store them somewhere - maybe temporary registers
- ③ Execution / actual operation
- ④ Write back to the register


Assumptions:

- \* Our datapath makes use of:
  - ① an ALU for performing arithmetic operations
  - ② Temporary registers - T1 and T2 for ALU,  
T3 (result of ALU), T4.
  - ③ Register file for storing registers R0 → R7.

## HARDWARE FLOWCHARTS:

① ADD

OP RA RB RC D OO  
 15 12 11 10 98 6 5 3 2. 2 1 0




② ADC

OP RA RB RC D I0  
15 12 11 9 8 6 5 3 2 2 1 0


Add (RB+RA) and put it in RC if carry flag is set.

①  
NKT-State




$c = 0$   
next instruction

②  
bring-regdata




①  
NKT-State

③  
ALU\_OP\_C3



$c, z \rightarrow \text{modify}$


④  
write-back



- ③ ADZ Add Rb to Ra to put the contents in Rc, if zero flag is set.  
 → Same as that of ADC.

- ④ ADI I-type

OP	R <sub>b</sub>	R <sub>a</sub>	gmm6
15 12	11 9	8 6	5 0



⑤


NDU

NAND the contents of Registerb to RegA to store them in RegC.

Modifies only z flag  $\Rightarrow$  Diff state


OP	RA	RB	RC	0	00
15	12	11 9	8 6	5 3	2 2 1 0

①  
NKT-State




bring-regdata

②




ALU-OP-3

③




wite-back

④



⑥ NAND - Modifies only Z flag (NDC)





⑦ NDZ → same as that of NDC

⑧ LW → I-type instruction

OP      RA      RB      9mm<sub>b</sub>  
15    12    11 9    8 6    5    0

Memory address is computed as  $\rightarrow [R_B] + 9mm$









⑨ SW

Store value from register A to memory.




Memory can be computed as  $[R_b] + 9_{mm}$ .

OP	RA	RB	$9_{mm}b$
15	12	11	9 8 6 5 0





(10) BEQ → Branch on equality

OP      RA      RB      9mm6  
15 12 11 9 8 6 5 0



\* Modify zero flag




## (11) Jump and link


JAL

Branch to PC + Imm


Store PC into regA PC → address of present inst



(1)  
NEXT-State




(10)  
\* store - PC



\* PC = PC - 1  
store PC in regA

(13)  
PC\_offset - 9



\* PC = PC + 9mm  
giving offset to PC with 9 bit immediate





(12) Jump and link-to register

JLR

Branch to the address in RegB

Store PC in regA

OP	RA	RB	000-000
15	12	11 9	8 6 5 0



that brings regA to t<sub>1</sub> also, as it doesn't affect anything

(13) Load multiple:

OP RA 0 + 8 bits corresponding to Reg1 → 0  
 15 12 11 9 8 0

Priority encoder :

R00 R01

00000001 000 or 111

0000001x 0001 or 110

000001x + 010 or 101

00001xxx 100 011 or 100


0001xxxx 100 or 011

001xxxx 1001 or 010

01 x x x x x 110 or 001

1 x x x x x x x 1 1 1 or 000

- \* Making use of priority encoder and a small logical unit instead of using from ALU.



goes through the priority encoder (if the input is zero stop, else connect feedback) \* use some control signal here

\* t4 is storing the immediate value, updated

If say,  $1xxxxxx \rightarrow$  output of priority encoder  $\rightarrow$

Use a decoder which does the following:

$$000 \rightarrow 0111111 - ①$$

Then go to the state where the data from the address given in register RA is stored in RO. Increment the value given in register RA to put it back in RA.


Now take ① and the input, AND them together feedback.

$$t5 \# q_{11} \rightarrow \text{Mem-a}$$

$$\text{Mem-d} \rightarrow rf-d3$$

$$PO \rightarrow rf-a3$$

t5 holds the incremented address value.




(14)

Store multiple:

Same steps, but instead of loading into registers, we write to memory from the mentioned addresses of registers.


The only state that will change is:

- \* t5 will store the address of the memory.



(15)

Priority\_out



⑯ LHI - Load higher immediate

OP	RA	9 bit immediate
15	12 11 9	8 0

⑯ MKT-state	PC → Mem-a, alu-a +2 → alu-b alu-out → PC Mem-d → ir
----------------	---

⑯ ⑰ ⑲ data extension	ir <sub>0-8</sub> → Data extension → rf-d3 ir <sub>9-11</sub> → rf-a3
-------------------------	--

- \* rf-a1 and rf-a2 are connected to:

$i_{r9-11} \rightarrow rf-a1$

$t_6 \rightarrow rf-a1$

$i_{r6-8} \rightarrow rf-a2$

- \* Stuff connected to alu-a and alu-b:

PC  $\rightarrow$  alu-a

$t_1 \rightarrow$  alu-a

$i_{r0-5} \rightarrow SE6 \rightarrow$  alu-a \*

$+1 \rightarrow$  alu-b

$t_2 \rightarrow$  alu-b

$-1 \rightarrow$  alu-b

$i_{r0-8} \rightarrow SE9 \rightarrow$  alu-b

$i_{r0-5} \rightarrow SE6 \rightarrow$  alu-b

- \* Stuff connected to t1 and t2

$rf-d1 \rightarrow t_1$

$rf-d2 \rightarrow t_1$

$rf-d2 \rightarrow t_2$

$i_{r0-5} \rightarrow SE6 \rightarrow t_2$

- \* Stuff connected to rf-a3, rf-d3

$i_{r3-5} \rightarrow rf-a3$

$i_{r6-8} \rightarrow rf-a3$

$i_{r9-11} \rightarrow rf-a3$

$t_6 \rightarrow rf-a3$

$t_3 \rightarrow rf-d3$

$alu-out \rightarrow rf-d3$

Mem-d  $\rightarrow rf-d3$

- \* Stuff connected to t3

- \* Stuff connected to PC:

$alu-out \rightarrow t_3$

$alu-out \rightarrow PC$

$t_2 \rightarrow PC$