root : Root
system : System
ruby : RubySystem
network : GarnetNetwork
in_port
out_port
system_port
sys_port_proxy : RubyPortProxy
in_ports
l1_cntrl0 : L1Cache_Controller
responseToL1Cache : MessageBuffer
in_port
requestToL1Cache : MessageBuffer
in_port
unblockFromL1Cache : MessageBuffer
out_port
responseFromL1Cache : MessageBuffer
out_port
requestFromL1Cache : MessageBuffer
out_port
sequencer : RubySequencer
interrupt_out_port
in_ports
l1_cntrl1 : L1Cache_Controller
responseToL1Cache : MessageBuffer
in_port
requestToL1Cache : MessageBuffer
in_port
unblockFromL1Cache : MessageBuffer
out_port
responseFromL1Cache : MessageBuffer
out_port
requestFromL1Cache : MessageBuffer
out_port
sequencer : RubySequencer
interrupt_out_port
in_ports
l1_cntrl2 : L1Cache_Controller
responseToL1Cache : MessageBuffer
in_port
requestToL1Cache : MessageBuffer
in_port
unblockFromL1Cache : MessageBuffer
out_port
responseFromL1Cache : MessageBuffer
out_port
requestFromL1Cache : MessageBuffer
out_port
sequencer : RubySequencer
interrupt_out_port
in_ports
l1_cntrl3 : L1Cache_Controller
responseToL1Cache : MessageBuffer
in_port
requestToL1Cache : MessageBuffer
in_port
unblockFromL1Cache : MessageBuffer
out_port
responseFromL1Cache : MessageBuffer
out_port
requestFromL1Cache : MessageBuffer
out_port
sequencer : RubySequencer
interrupt_out_port
in_ports
l2_cntrl0 : L2Cache_Controller
responseToL2Cache : MessageBuffer
in_port
L1RequestToL2Cache : MessageBuffer
in_port
unblockToL2Cache : MessageBuffer
in_port
responseFromL2Cache : MessageBuffer
out_port
L1RequestFromL2Cache : MessageBuffer
out_port
DirRequestFromL2Cache : MessageBuffer
out_port
l2_cntrl1 : L2Cache_Controller
responseToL2Cache : MessageBuffer
in_port
L1RequestToL2Cache : MessageBuffer
in_port
unblockToL2Cache : MessageBuffer
in_port
responseFromL2Cache : MessageBuffer
out_port
L1RequestFromL2Cache : MessageBuffer
out_port
DirRequestFromL2Cache : MessageBuffer
out_port
l2_cntrl2 : L2Cache_Controller
responseToL2Cache : MessageBuffer
in_port
L1RequestToL2Cache : MessageBuffer
in_port
unblockToL2Cache : MessageBuffer
in_port
responseFromL2Cache : MessageBuffer
out_port
L1RequestFromL2Cache : MessageBuffer
out_port
DirRequestFromL2Cache : MessageBuffer
out_port
l2_cntrl3 : L2Cache_Controller
responseToL2Cache : MessageBuffer
in_port
L1RequestToL2Cache : MessageBuffer
in_port
unblockToL2Cache : MessageBuffer
in_port
responseFromL2Cache : MessageBuffer
out_port
L1RequestFromL2Cache : MessageBuffer
out_port
DirRequestFromL2Cache : MessageBuffer
out_port
dir_cntrl0 : Directory_Controller
memory_out_port
requestToDir : MessageBuffer
in_port
responseToDir : MessageBuffer
in_port
responseFromDir : MessageBuffer
out_port
dir_cntrl1 : Directory_Controller
memory_out_port
requestToDir : MessageBuffer
in_port
responseToDir : MessageBuffer
in_port
responseFromDir : MessageBuffer
out_port
dir_cntrl2 : Directory_Controller
memory_out_port
requestToDir : MessageBuffer
in_port
responseToDir : MessageBuffer
in_port
responseFromDir : MessageBuffer
out_port
dir_cntrl3 : Directory_Controller
memory_out_port
requestToDir : MessageBuffer
in_port
responseToDir : MessageBuffer
in_port
responseFromDir : MessageBuffer
out_port
cpu0 : X86TimingSimpleCPU
dcache_port
icache_port
interrupts : X86LocalApic
pio
int_responder
int_requestor
mmu : X86MMU
dtb : X86TLB
walker : X86PagetableWalker
port
itb : X86TLB
walker : X86PagetableWalker
port
cpu1 : X86TimingSimpleCPU
dcache_port
icache_port
interrupts : X86LocalApic
pio
int_responder
int_requestor
mmu : X86MMU
dtb : X86TLB
walker : X86PagetableWalker
port
itb : X86TLB
walker : X86PagetableWalker
port
cpu2 : X86TimingSimpleCPU
dcache_port
icache_port
interrupts : X86LocalApic
pio
int_responder
int_requestor
mmu : X86MMU
dtb : X86TLB
walker : X86PagetableWalker
port
itb : X86TLB
walker : X86PagetableWalker
port
cpu3 : X86TimingSimpleCPU
dcache_port
icache_port
interrupts : X86LocalApic
pio
int_responder
int_requestor
mmu : X86MMU
dtb : X86TLB
walker : X86PagetableWalker
port
itb : X86TLB
walker : X86PagetableWalker
port
mem_ctrls0 : MemCtrl
port
mem_ctrls1 : MemCtrl
port
mem_ctrls2 : MemCtrl
port
mem_ctrls3 : MemCtrl
port