

VDF Assignment 6: DFT

Sudhanshu Trivedi MT21212 <u>Question1:</u> Show screenshot or snippet of log file to prove that you have indeed run the tool.

Answer: Tool used: Atalanta ATPG

Snippet





Question 2: 2. Run the tool and find the test patterns for the single stuck at faults in the circuit shown in Fig. 1.




Fig 1

Solution:

```
3. 192.168.3.57 (sudhanshu21212
                                       Welcome to atalanta (version 2.0)
                   Dong S. Ha (ha@vt.edu)
Web: <u>http://www.ee.vt.edu/ha</u>
Virginia Polytechnic Institute & State University
              ***********
  **** SUMMARY OF TEST PATTERN GENERATION RESULTS
Circuit structure
Name of the circuit : bench
Number of primary inputs : 4
Number of primary outputs : 1
Number of gates : 6
Level of the circuit : 5
                                                                                                  : bench_format : 4
  TIPO parameters
Test pattern generation Mode
Backtrack limit
Initial random number generator seed
Test pattern compaction Mode
                                                                                                  : DTPG + TC
: 10
: 1681129443
: NONE
                                                                                                      10
1681129443
  Test pattern generation results
Number of test patterns
Fault coverage
Number of collapsed faults
Number of identified redundant faults
Number of aborted faults
Total number of backtrackings
                                                                                                      41
95.833 %
24
                                                                                                     1
0
24
 Memory used
  CPU time
Initialization
Fault simulation
FAN
                                                                                                      0.000 Secs
0.000 Secs
udhanshu21212@edaserver3:~/assignment6$
```

Note: If we don't give manually input location of all fault sites, the tool will operate in normal Diagnostic mode mode and won't generate all possible collapse fault test vectors like here; if we don't set .flt file tool will ignore fault SA1 at A,B and SAO at D.

I have 1st identified all possible SAO/SA1 faults locations and provide it as an input to my tool, Atalanta ATPG for generating test pattern for its detectability. After performing test pattern generation, we found that total 24 collapse faults possible and tool reported it with 1 redundent fault. Hence fault coverage = (24-23)/24= 0.95833 = 95.83%.

Below is the input files: assign6.v.bench & assign6.flt

Output files: assign6.test & assign6.ufaults

```
assign6.ufaults
                                                                                                                                                        assign6.flt
                                                                                        1 A /1

2 A /0

3 B /1

4 B /0

5 C /1

6 C /0

7 D /1

8 D /0

9 w1 /1

10 w1 /0

11 w2 /1

12 w2 /0

13 w3 /1

14 w3 /0

15 w4 /1

16 w4 /0


17 w5 /1

18 w5 /0

19 C→w2
INPUT(A)
INPUT(B)
INPUT(C)
INPUT(D)
w1 = OR(A,B)
w2 = AND(w1,C)
w3 = NOT(w2)
w4 = AND(C,D)
w5 = OR(w3, w4)
Z = NOT(w5)
OUTPUT (Z)
                                                                                         20 C→w2
21 C→w4
                                                                                                       /0
/1
/0
                                                                                         21 C→w4
22 C→w4
23 Z /1
24 Z /0
    Assign6.v.bench file
                                                                                                    Assign6.flt
```

Output file:

```
Name of circuit:
                           assign6.v.bench
     Primary
A B C D
                                                                         1:
                                                                              xx0x 0
               inputs :
                                                                          2:
                                                                              0010
                                                                                     0
                                                             43 W4
     Primary outputs:
                                                             44
                                                                          1:
                                                                              1x10 1
                                                                              0110
                                                                                     1
                                                                          2:
                                                             46 w4 /0
   * Test patterns and fault free responses:
                                                                              1x11 0
0111 0
                                                                          1:
                                                             47
                                                                         2:
10 A /1
                                                             49 w5 /1
          1: 0010 0
                                                                              1x10 1
0110 1
                                                             50
                                                                          1:
12 A /0
                                                                          2:
           1: 1010 1
                                                             52 w5 /0
14 B /1
                                                                          1:
                                                                              xx11
                                                                                     0
           1: 0010 0
                                                                         2:
                                                                              xx01
16 B
     /0
                                                             54
                                                                                     0
17
18 C /1
           1: 0110 1
                                                                              xx00 0
                                                                         4:
/1
                                                                              0010 0
                                                             56
           1: 1x00 0
                                                             57 C→w2
19
20 C /0
21
22 D /1
23
24 D /0
25
                                                                          1:
                                                                              1x0x 0
           1: 1x10 1
                                                                              010x 0
                                                             59
                                                                         2:
                                                             60 C→w2
                                                                         /0
           1: 1x10 1
                                                                              1x10 1
0110 1
                                                                          1:
                                                                         2:
           1: 1x11 0
                                                             63 C→w4
26 w1 /1
27
28 w1 /0
                                                                         /0
1:
                                                             64 C→w4
           1: 0010 0
                                                                              1x11
0111
                                                             65
                                                                                     0
                                                                          2:
29
30
                                                                                     0
              1x10
                                                             66
          2: 0110
                                                             67 Z /1
31 w2 /1
                                                                         1:
                                                                             xx11
xx01
                                                             68
                                                                                     0
                                                                         2:
           1: xx0x 0
                                                                                     0
          2: 0010 0
                                                                              xx00
                                                                                     0
                                                             70
34 w2 /0
35
36
                                                                          4:
                                                                              0010
                                                                                     0
                                                             71
          1: 1x10 1
2: 0110 1
                                                             72 Z /0
                                                                             1x10
0110
                                                                         1:
37 W3 /1
                                                             74
                                                                          2:
          1: 1x10
2: 0110
                                                             75
                             assign6.ufaults
                                                                       ×
     assign6.test
                                                        assign6.flt
                                                                                assign6.test
                                                                                               ×
  1 C→w4 /1
```




| Fault Site and fault type (SAO or SA1) | Test Pattern reported by Tool | Test Pattern Manually Computed | | |
|--|-------------------------------|--------------------------------|--|--|
| A/1 | 0010 | 0010 | | |
| A /0 | 1010 | 1010 | | |
| B/1 | 0010 | 0010 | | |
| B /0 | 0110 | 0110 | | |
| C/1 | 1x00 | 1100 | | |
| | | 1000 | | |
| C /0 | 1x10 | 1010 | | |
| D/1 | 1×10 | 1110 | | |
| 0/1 | 1x10 | 1010 1110 | | |
| D/0 | 1x11 | 1x11 | | |
| w1/1 | 0010 | 0010 | | |
| w1/0 | 1x10 | 1x10 | | |
| , | 0110 | 0110 | | |
| w2 /1 | xx0x | xx0x | | |
| | 0010 | 0010 | | |
| w2 /0 | 1x10 | 1x10 | | |
| | 0110 | 0110 | | |
| w3 /1 | 1x10 | 1x10 | | |
| | 0110 | 0110 | | |
| w3 /0 | xx0x | xx0x | | |
| | 0010 | 0010 | | |
| w4 /1 | 1x10 | 1x10 | | |
| | 0110 | 0110 | | |
| w4 /0 | 1x11 | 1x11 | | |
| | 0111 | 0111 | | |
| w5 /1 | 1x10 | 1x10 | | |
| | 0110 | 0110 | | |
| w5 /0 | xx11 | xx11 | | |
| | xx01 | xx01 | | |
| | xx00 | xx00 0010 | | |
| | 0010 | 0010 | | |
| C->w2 /1 | 1x0x | 1x0x | | |
| | 010x | 010x | | |
| C->w2 /0 | 1x10 | 1x10 | | |
| | 0110 | 0110 | | |
| C->w4 /1 | Redundant fault | Redundant fault | | |
| C->w4 /0 | 1x11 | 1x11 | | |
| | 0111 | 0111 | | |

| Z /1 | xx11 xx01 xx00 0010 | xx11 xx01 xx00 0010 |
|------|------------------------------|------------------------------|
| Z/0 | 1x10 0110 | 1010 1110 0110 |

Question3: Modify the circuit to remove redundant fault reported by the ATPG tool preserving the Boolean function implemented by the circuit. Report the modified netlist in the "bench" format and schematic (you can draw by hand and paste the photograph). Run the ATPG tool again on the modified bench file. Report the output of the ATPG tool. Make the above table again for the modified circuit.

Explanation: We know redundant fault can help us to reduce the hardware and with or without redundant, circuit will behave same. By preserving the circuit functionality, we can remove the redundant fault. As earlier it was showing redundant error at C->w4 /1, here when it is stuck at 1 fault, there is no impact of the corresponding AND gate over output, we can remove AND gate from circuit its functionality will not be changed.




```
sudhanshu21212@edaserver3:~/assignment6$ vim assign6mod.flt sudhanshu21212@edaserver3:~/assignment6$ atalanta -A -u -v -f assign6mod.flt assign6mod.v.bench
before
after
end initialazition
iLastUndetectedFault=17
iLastUndetectedFault=16
iLastUndetectedFault=15
iLastUndetectedFault=14
iLastUndetectedFault=13
iLastUndetectedFault=12
iLastUndetectedFault=11
iLastUndetectedFault=10
iLastUndetectedFault=9
iLastUndetectedFault=8
iLastUndetectedFault=7
iLastUndetectedFault=6
iLastUndetectedFault=5
iLastUndetectedFault=4
iLastUndetectedFault=3
iLastUndetectedFault=2
iLastUndetectedFault=1
iLastUndetectedFault=0
```

```
💽 2. 192.168.3.57 (sudhanshu21212) 💢 🔨 3. 192.168.3.57 (sudhanshu21212)
                           Welcome to atalanta (version 2.0)
                              Dong S. Ha (ha@vt.edu)
Web: <u>http://www.ee.vt.edu/ha</u>
                Virginia Polytechnic Institute & State University
             SUMMARY OF TEST PATTERN GENERATION RESULTS

    Circuit structure
Name of the circuit

                                                                    bench format
    Number of primary inputs
Number of primary outputs
Number of gates
Level of the circuit
                                                                    5
                                                                    5
ATPG parameters
    Test pattern generation Mode
Backtrack limit
                                                                  : DTPG + TC
                                                                    10
                                                                    1681130738
    Initial random number generator seed
    Test pattern compaction Mode
                                                                    NONE
3. Test pattern generation results
Number of test patterns
                                                                  : 29
    Fault coverage
                                                                    100.000 %
    Number of collapsed faults
Number of identified redundant faults
Number of aborted faults
Total number of backtrackings
                                                                  : 18
                                                                    Θ
                                                                    Θ
                                                                    18
4. Memory used
                                                                  : 0.000
                                                                             MB
5. CPU time
                                                                 : 0.000 Secs
: 0.000 Secs
: 0.000 Secs
: 0.000 Secs
    Initialization
    Fault simulation
    FΔN
    Total
                                                                                 -v -f assign
sudhanshu21212@edaserver3:~/assignment6$ atalanta -A
```



Fault coverage is 100%

I have taken "assign6mod.flt" file and "assign6.v.bench" file which contain all the possible stuck-at faults sites and modified circuit bench file. After running the tool we have find that there is no redundant fault present in my circuit and functionality is kept intact

The below table summarizes all stuck at faults and corresponding generated test vectors.

| Fault Site and fault type | Test Pattern reported by | Test Pattern Manually | |
|---------------------------|--------------------------|-----------------------|--|
| (SA0 or SA1) | Tool | Computed | |
| A/1 | 0010 | 0010 | |
| A /0 | 1010 | 1010 | |
| B/1 | 0010 | 0010 | |
| B/0 | 0110 | 0110 | |
| C/1 | 1x00 | 1x00 | |
| C/0 | 1x10 | 1x10 | |
| D/1 | 1x10 | 1x10 | |
| D/0 | 1x11 | 1x11 | |
| W1/1 | 0010 | 0010 | |
| W1/0 | 1x10 | 1x10 | |
| | 0110 | 0110 | |
| W2 /1 | xx00 | xx00 | |
| | 0010 | 0010 | |
| W2 /0 | 1x10 | 1x10 | |
| | 0110 | 0110 | |
| W3 /1 | 1x10 | 1010 | |
| | 0110 | 1110 | |
| | | 0110 | |
| W3 /0 | xx00 | xx00 | |
| | 0010 | 0010 | |
| W5 /1 | 1x10 | 1010 | |
| | 0110 | 1110 | |
| | | 0110 | |
| W5/0 | xx11 | xx11 | |
| | xx00 | xx00 | |
| | 0010 | 0010 | |
| Z /1 | xxx1 | xxx1 | |
| | xx00 | xx00 | |
| | 0010 | 0010 | |
| Z /0 | 1x10 | 1x10 | |
| | 0110 | 0110 | |

```
37 w3 /1
  1 * Name of circuit:
2 * Primary inputs:
3 A B C D
                       assign6mod.v.bench
                                                38
                                                             1:
                                                                 1x10
                                                                       -1
2:
                                                39
                                                                 0110
                                                                        1
                                                40 w3 /0
                                                             1:
                                                                 XX00 0
                                                41
    * Test patterns and fault free responses:
                                                42
                                                             2:
                                                                 0010
                                                                        0
                                                   w5
                                                43
                                                             1:
                                                                 1x10 1
                                                44
                                                             2:
                                                                 0110
                                                                        1
                                                45
                                                46 W5 /0
                                                             1:
                                                                 xxx1
                                                                        0
                                                47
                                                             2:
                                                                 xx00 0
                                                48
                                                             3:
                                                                 0010
                                                                        0
                                                49
                                                50 Z /1
                                                             1:
                                                                 xxx1
                                                                        0
                                                51
                                                             2:
                                                                 XX00 0
                                                52
                                                53
                                                             3:
                                                                 0010
                                                                       0
                                                54 Z /0
 31 w2 /1
32
33
34 w2 /0
                                                             1:
                                                                 1x10 1
                                                55
            xx00 0
0010 0
         1:
2:
                                                             2:
                                                                 0110 1
                                                56
                                                57
```

Output file assign6mod.test

note: there is no redundant fault in our circuit hence no ufault file generated